5秒后页面跳转
MC10138LDS PDF预览

MC10138LDS

更新时间: 2024-11-04 13:02:55
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 计数器触发器逻辑集成电路输出元件
页数 文件大小 规格书
5页 121K
描述
Counter, Synchronous, Up Direction, ECL10K, CDIP16,

MC10138LDS 技术参数

是否Rohs认证:不符合生命周期:Obsolete
包装说明:DIP, DIP16,.3Reach Compliance Code:unknown
风险等级:5.61Is Samacsys:N
计数方向:UPJESD-30 代码:R-XDIP-T16
JESD-609代码:e0负载/预设输入:NO
工作模式:SYNCHRONOUS功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-30 °C封装主体材料:CERAMIC
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
电源:-5.2 V子类别:Counters
表面贴装:NO技术:ECL10K
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUALBase Number Matches:1

MC10138LDS 数据手册

 浏览型号MC10138LDS的Datasheet PDF文件第2页浏览型号MC10138LDS的Datasheet PDF文件第3页浏览型号MC10138LDS的Datasheet PDF文件第4页浏览型号MC10138LDS的Datasheet PDF文件第5页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10138 is a four bit counter capable of divide by two, five, or ten  
functions. It is composed of four set–reset master–slave flip–flops. Clock  
inputs trigger on the positive going edge of the clock pulse.  
Set or reset input override the clock, allowing asynchronous “set” or  
“clear.” Individual set and common reset inputs are provided, as well as  
complementary outputs for the first and fourth bits.  
L SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
P
= 370 mW typ/pkg (No Load)  
= 150 MHz typ  
D
f
tog  
t , t = 2.5 ns typ (20%–80%)  
r f  
P SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
LOGIC DIAGRAM  
S0  
Q0  
S1  
Q1  
S2  
Q2  
S3  
Q3  
11  
15  
10  
13  
6
4
5
2
FN SUFFIX  
PLCC  
CASE 775–02  
S
R
S
R
S
R
S
R
D1  
C1  
D1  
D2  
C2  
D1  
C1  
C2  
D1  
D2  
C2  
Q
Q’  
Q
Q
Q’  
Q
Q
Q’  
Q
Q’  
Q
Q
DIP  
PIN ASSIGNMENT  
12  
Clock  
9
V
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
Reset  
Q0  
Q0  
Q1  
C1  
Q3  
14  
7
3
Q0  
C2  
Q3  
V
= PIN 1; V  
= PIN 16; V  
= PIN 8  
EE  
CC1  
CC2  
Q3  
Q2  
S3  
S2  
C2  
COUNTER TRUTH TABLES  
BI–QUINARY  
(Clock connected to C2  
and Q3 connected to C1)  
BCD  
(Clock connected to C1  
and Q0 connected to C2)  
S0  
COUNT Q1  
Q2  
Q3  
Q0  
COUNT Q0  
Q1  
Q2  
Q3  
S1  
0
1
2
3
L
H
L
L
L
H
H
L
L
L
L
L
L
L
L
0
1
2
3
L
H
L
L
L
H
H
L
L
L
L
L
L
L
L
RESET  
V
EE  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion  
Tables on page 6–11 of the Motorola MECL Data  
Book (DL122/D).  
H
H
4
5
6
7
L
L
H
L
L
L
L
H
L
L
L
L
H
H
H
4
5
6
7
L
H
L
L
L
H
H
H
H
H
H
L
L
L
L
H
H
8
9
H
L
H
L
L
H
H
H
8
9
L
H
L
L
L
L
H
H
COUNTER STATE DIAGRAM — POSITIVE LOGIC  
CLOCK CONNECTED TO C2  
Q0 CONNECTED TO C2  
0
0
1
2
4
3
14  
10  
11  
4
7
1
15  
8
12  
7
13  
6
5
6
9
3
2
5
3/93  
Motorola, Inc. 1996  
REV 5  

与MC10138LDS相关器件

型号 品牌 获取价格 描述 数据表
MC10138LS MOTOROLA

获取价格

Counter, Synchronous, Up Direction, ECL10K, CDIP16,
MC10138LS ROCHESTER

获取价格

Binary Counter,
MC10138P MOTOROLA

获取价格

Bi-Quinary Counter
MC10138P ONSEMI

获取价格

Bi-Quinary Counter
MC10138PD ROCHESTER

获取价格

Binary Counter,
MC10138PDS MOTOROLA

获取价格

Counter, Synchronous, Up Direction, ECL10K, PDIP16,
MC10138PDS ROCHESTER

获取价格

Binary Counter,
MC10138PS MOTOROLA

获取价格

暂无描述
MC10141 ONSEMI

获取价格

Four Bit Universal Shift Register
MC10141 MOTOROLA

获取价格

Four Bit Universal Shift Register