5秒后页面跳转
MC10141FN PDF预览

MC10141FN

更新时间: 2024-11-03 22:54:59
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 移位寄存器
页数 文件大小 规格书
6页 127K
描述
Four Bit Universal Shift Register

MC10141FN 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:PLASTIC, LCC-20Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.91
其他特性:HOLD MODE计数方向:BIDIRECTIONAL
系列:10KJESD-30 代码:S-PQCC-J20
JESD-609代码:e0长度:8.9662 mm
逻辑集成电路类型:PARALLEL IN PARALLEL OUT最大频率@ Nom-Sup:150000000 Hz
位数:4功能数量:1
端子数量:20最高工作温度:85 °C
最低工作温度:-30 °C输出特性:OPEN-EMITTER
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC20,.4SQ
封装形状:SQUARE封装形式:CHIP CARRIER
电源:-5.2 V最大电源电流(ICC):112 mA
传播延迟(tpd):4.2 ns认证状态:Not Qualified
座面最大高度:4.57 mm子类别:Shift Registers
表面贴装:YES技术:ECL
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD触发器类型:POSITIVE EDGE
宽度:8.9662 mm最小 fmax:150 MHz

MC10141FN 数据手册

 浏览型号MC10141FN的Datasheet PDF文件第2页浏览型号MC10141FN的Datasheet PDF文件第3页浏览型号MC10141FN的Datasheet PDF文件第4页浏览型号MC10141FN的Datasheet PDF文件第5页浏览型号MC10141FN的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10141 is a four–bit universal shift register which performs shift left, or  
shift right, serial/parallel in, and serial/parallel out operations with no external  
gating. Inputs S1 and S2 control the four possible operations of the register  
without external gating of the clock. The flip–flops shift information on the  
positive edge of the clock. The four operations are stop shift, shift left, shift right,  
and parallel entry of data. The other six inputs are all data type inputs; four for  
parallel entry data, and one for shifting in from the left (DL) and one for shifting  
in from the right (DR).  
L SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
P SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
P
= 425 mW typ/pkg (No Load)  
= 200 MHz typ  
D
f
Shift  
FN SUFFIX  
PLCC  
CASE 775–02  
t , t = 2.0 ns typ (20%–80%)  
r f  
LOGIC DIAGRAM  
D3  
D2  
D1  
D0  
DIP  
Parallel Enter  
S1  
S2  
PIN ASSIGNMENT  
1 of 4  
Decoder  
Shift Right  
V
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
DR  
Shift Left  
Hold  
Q1  
Q0  
DL  
D0  
Q2  
DL  
Q3  
C
DR  
D3  
S2  
D Q  
C
D Q  
C
D Q  
C
D Q  
C
D1  
S1  
D2  
C
Q3  
Q2  
Q1  
Q0  
V
EE  
V
V
= PIN 1  
= PIN 16  
= PIN 8  
CC1  
CC2  
EE  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion  
Tables on page 6–11 of the Motorola MECL Data  
Book (DL122/D).  
V
TRUTH TABLE  
SELECT  
S1 S2  
OUTPUTS  
OPERATING MODE  
Parallel Entry  
Shift Right*  
Q0  
n+1  
Q1  
n+1  
Q2  
Q3  
n+1  
n+1  
L
L
L
H
L
D0  
Q1  
D1  
D2  
D3  
DR  
Q2  
Q0  
Q1  
Q3  
Q1  
Q2  
n
n
n
n
n
n
n
H
H
Shift Left*  
DL  
Q0  
Q2  
n
n
H
Stop Shift  
Q3  
n
*Outputs as exist after pulse appears at “C” input with input conditions as  
shown. (Pulse = Positive transition of clock input).  
3/93  
REV 5  
Motorola, Inc. 1996  

与MC10141FN相关器件

型号 品牌 获取价格 描述 数据表
MC10141FNR2 MOTOROLA

获取价格

Parallel In Parallel Out, 10K Series, 4-Bit, Bidirectional, True Output, ECL, PQCC20, PLAS
MC10141FNR2 ONSEMI

获取价格

10K SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC
MC10141L ONSEMI

获取价格

Four Bit Universal Shift Register
MC10141L MOTOROLA

获取价格

Four Bit Universal Shift Register
MC10141LD ROCHESTER

获取价格

Parallel In Parallel Out
MC10141LD MOTOROLA

获取价格

Shift Register, 4-Bit, ECL10K, CDIP16
MC10141LDS ROCHESTER

获取价格

Parallel In Parallel Out
MC10141LS MOTOROLA

获取价格

暂无描述
MC10141LS ROCHESTER

获取价格

Parallel In Parallel Out
MC10141P ONSEMI

获取价格

Four Bit Universal Shift Register