5秒后页面跳转
MC10141FNR2 PDF预览

MC10141FNR2

更新时间: 2024-11-04 21:18:43
品牌 Logo 应用领域
安森美 - ONSEMI 输出元件逻辑集成电路触发器
页数 文件大小 规格书
8页 119K
描述
10K SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC20, PLASTIC, LCC-20

MC10141FNR2 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QLCC包装说明:QCCJ,
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.34
计数方向:BIDIRECTIONAL系列:10K
JESD-30 代码:S-PQCC-J20JESD-609代码:e0
长度:8.965 mm逻辑集成电路类型:PARALLEL IN PARALLEL OUT
位数:4功能数量:1
端子数量:20最高工作温度:85 °C
最低工作温度:-30 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):3.8 ns
认证状态:Not Qualified座面最大高度:4.57 mm
表面贴装:YES技术:ECL
温度等级:OTHER端子面层:TIN LEAD
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:8.965 mm
最小 fmax:150 MHzBase Number Matches:1

MC10141FNR2 数据手册

 浏览型号MC10141FNR2的Datasheet PDF文件第2页浏览型号MC10141FNR2的Datasheet PDF文件第3页浏览型号MC10141FNR2的Datasheet PDF文件第4页浏览型号MC10141FNR2的Datasheet PDF文件第5页浏览型号MC10141FNR2的Datasheet PDF文件第6页浏览型号MC10141FNR2的Datasheet PDF文件第7页 
MC10141  
Four Bit Universal Shift  
Register  
The MC10141 is a four–bit universal shift register which performs  
shift left, or shift right, serial/parallel in, and serial/parallel out  
operations with no external gating. Inputs S1 and S2 control the four  
possible operations of the register without external gating of the clock.  
The flip–flops shift information on the positive edge of the clock. The  
four operations are stop shift, shift left, shift right, and parallel entry of  
data. The other six inputs are all data type inputs; four for parallel  
entry data, and one for shifting in from the left (DL) and one for  
shifting in from the right (DR).  
http://onsemi.com  
MARKING  
DIAGRAMS  
16  
CDIP–16  
L SUFFIX  
CASE 620  
MC10141L  
AWLYYWW  
P = 425 mW typ/pkg (No Load)  
D
1
f  
= 200 MHz typ  
Shift  
16  
t , t = 2.0 ns typ (20%–80%)  
r
f
PDIP–16  
P SUFFIX  
CASE 648  
MC10141P  
AWLYYWW  
LOGIC DIAGRAM  
D3  
D2  
D1  
D0  
1
Parallel Enter  
1
S1  
S2  
1 of 4  
Decode  
r
Shift Right  
PLCC–20  
FN SUFFIX  
CASE 775  
10141  
DR  
AWLYYWW  
Shift Left  
Hold  
DL  
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
D Q  
C
D Q  
C
D Q  
D Q  
C
C
DIP PIN ASSIGNMENT  
C
V
V
= PIN 1  
= PIN 16  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
V
V
CC2  
CC1  
CC1  
Q3  
Q2  
Q1  
Q0  
CC2  
Q2  
Q1  
Q0  
DL  
D0  
D1  
S1  
D2  
V
= PIN 8  
Q3  
C
EE  
TRUTH TABLE  
DR  
D3  
S2  
SELECT  
S1 S2  
OUTPUTS  
Q1 Q2  
OPERATING MODE  
Parallel Entry  
Shift Right*  
Q0  
Q3  
n+1  
n+1  
n+1  
n+1  
L
L
L
H
L
D0  
Q1  
D1  
D2  
D3  
DR  
V
EE  
Q2  
Q0  
Q1  
Q3  
Q1  
Q2  
n
n
n
n
n
n
n
H
H
Shift Left*  
DL  
Q0  
Q2  
Q3  
n
n
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion Tables  
on page 18 of the ON Semiconductor MECL Data Book  
(DL122/D).  
H
Stop Shift  
n
*Outputs as exist after pulse appears at “C” input with input conditions as  
shown. (Pulse = Positive transition of clock input).  
ORDERING INFORMATION  
Device  
Package  
Shipping  
MC10141L  
CDIP–16  
25 Units / Rail  
MC10141P  
PDIP–16  
PLCC–20  
25 Units / Rail  
46 Units / Rail  
MC10141FN  
Semiconductor Components Industries, LLC, 2002  
1
Publication Order Number:  
January, 2002 – Rev. 7  
MC10141/D  

与MC10141FNR2相关器件

型号 品牌 获取价格 描述 数据表
MC10141L ONSEMI

获取价格

Four Bit Universal Shift Register
MC10141L MOTOROLA

获取价格

Four Bit Universal Shift Register
MC10141LD ROCHESTER

获取价格

Parallel In Parallel Out
MC10141LD MOTOROLA

获取价格

Shift Register, 4-Bit, ECL10K, CDIP16
MC10141LDS ROCHESTER

获取价格

Parallel In Parallel Out
MC10141LS MOTOROLA

获取价格

暂无描述
MC10141LS ROCHESTER

获取价格

Parallel In Parallel Out
MC10141P ONSEMI

获取价格

Four Bit Universal Shift Register
MC10141P MOTOROLA

获取价格

Four Bit Universal Shift Register
MC10141PD MOTOROLA

获取价格

Shift Register, 4-Bit, ECL10K, PDIP16