MC10138

更新时间： 2024-11-11 22:54:59

品牌	Logo	应用领域
安森美 - ONSEMI		计数器
页数	文件大小	规格书
5页	121K
描述
Bi-Quinary Counter

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC10138 数据手册

SEMICONDUCTOR TECHNICAL DATA

The MC10138 is a four bit counter capable of divide by two, five, or ten

functions. It is composed of four set–reset master–slave flip–flops. Clock

inputs trigger on the positive going edge of the clock pulse.

Set or reset input override the clock, allowing asynchronous “set” or

“clear.” Individual set and common reset inputs are provided, as well as

complementary outputs for the first and fourth bits.

L SUFFIX

CERAMIC PACKAGE

CASE 620–10

= 370 mW typ/pkg (No Load)

= 150 MHz typ

tog

t , t = 2.5 ns typ (20%–80%)

r f

P SUFFIX

PLASTIC PACKAGE

CASE 648–08

LOGIC DIAGRAM

FN SUFFIX

PLCC

CASE 775–02

Q’

DIP

PIN ASSIGNMENT

Clock

CC2

CC1

Reset

= PIN 1; V

= PIN 16; V

= PIN 8

CC1

CC2

COUNTER TRUTH TABLES

BI–QUINARY

(Clock connected to C2

and Q3 connected to C1)

BCD

(Clock connected to C1

and Q0 connected to C2)

COUNT Q1

COUNT Q0

RESET

Pin assignment is for Dual–in–Line Package.

For PLCC pin assignment, see the Pin Conversion

Tables on page 6–11 of the Motorola MECL Data

Book (DL122/D).

COUNTER STATE DIAGRAM — POSITIVE LOGIC

CLOCK CONNECTED TO C2

Q0 CONNECTED TO C2

3/93

Motorola, Inc. 1996

REV 5

3–41

12 3 4 5

中文翻译

下载PDF

与MC10138相关器件

型号	品牌	获取价格	描述	数据表
MC10138_02	ONSEMI	获取价格	Bi-Quinary Counter
MC10138FN	ONSEMI	获取价格	Bi-Quinary Counter
MC10138FN	MOTOROLA	获取价格	Bi-Quinary Counter
MC10138L	ONSEMI	获取价格	Bi-Quinary Counter
MC10138L	MOTOROLA	获取价格	Bi-Quinary Counter
MC10138LD	ROCHESTER	获取价格	Binary Counter,
MC10138LD	MOTOROLA	获取价格	Counter, Synchronous, Up Direction, ECL10K, CDIP16,
MC10138LDS	MOTOROLA	获取价格	Counter, Synchronous, Up Direction, ECL10K, CDIP16,
MC10138LDS	ROCHESTER	获取价格	Binary Counter,
MC10138LS	MOTOROLA	获取价格	Counter, Synchronous, Up Direction, ECL10K, CDIP16,