5秒后页面跳转
IDT71V632S5PF8 PDF预览

IDT71V632S5PF8

更新时间: 2024-09-17 23:15:43
品牌 Logo 应用领域
艾迪悌 - IDT 计数器存储内存集成电路静态存储器时钟
页数 文件大小 规格书
19页 274K
描述
64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect

IDT71V632S5PF8 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:QFP包装说明:14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
针数:100Reach Compliance Code:not_compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.35Is Samacsys:N
最长访问时间:5 ns其他特性:PIPELINED ARCHITECTURE
最大时钟频率 (fCLK):100 MHzI/O 类型:COMMON
JESD-30 代码:R-PQFP-G100JESD-609代码:e0
长度:20 mm内存密度:2097152 bit
内存集成电路类型:CACHE SRAM内存宽度:32
湿度敏感等级:3功能数量:1
端口数量:1端子数量:100
字数:65536 words字数代码:64000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:64KX32
输出特性:3-STATE可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP100,.63X.87封装形状:RECTANGULAR
封装形式:FLATPACK, LOW PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):240电源:3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
最大待机电流:0.015 A最小待机电流:3.14 V
子类别:SRAMs最大压摆率:0.2 mA
最大供电电压 (Vsup):3.63 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:20宽度:14 mm
Base Number Matches:1

IDT71V632S5PF8 数据手册

 浏览型号IDT71V632S5PF8的Datasheet PDF文件第2页浏览型号IDT71V632S5PF8的Datasheet PDF文件第3页浏览型号IDT71V632S5PF8的Datasheet PDF文件第4页浏览型号IDT71V632S5PF8的Datasheet PDF文件第5页浏览型号IDT71V632S5PF8的Datasheet PDF文件第6页浏览型号IDT71V632S5PF8的Datasheet PDF文件第7页 
64K x 32  
3.3VSynchronousSRAM  
PipelinedOutputs  
IDT71V632  
BurstCounter,SingleCycleDeselect  
Features  
withfullsupportofthePentium™andPowerPC™processorinterfaces.  
Thepipelinedburstarchitectureprovidescost-effective3-1-1-1second-  
arycache performance forprocessors upto117MHz.  
The IDT71V632 SRAM contains write, data, address, and control  
registers.Internallogicallows theSRAMtogenerateaself-timedwrite  
baseduponadecisionwhichcanbeleftuntiltheextremeendofthewrite  
cycle.  
Theburstmodefeatureoffersthehighestlevelofperformancetothe  
systemdesigner, as the IDT71V632canprovide fourcycles ofdata for  
asingleaddresspresentedtotheSRAM.Aninternalburstaddresscounter  
acceptsthefirstcycleaddressfromtheprocessor,initiatingtheaccess  
sequence.Thefirstcycleofoutputdatawillbepipelinedforonecyclebefore  
it is available on the next rising clock edge. If burst mode operation is  
selected(ADV=LOW),thesubsequentthreecyclesofoutputdatawillbe  
availabletotheuseronthenextthreerisingclockedges.Theorderofthese  
threeaddresseswillbedefinedbytheinternalburstcounterandtheLBO  
inputpin.  
64K x 32 memory configuration  
Supports high system speed:  
Commercial:  
A4 4.5ns clockaccess time (117MHz)  
CommercialandIndustrial:  
– 5 5ns clockaccess time (100MHz)  
– 6 6ns clockaccess time (83MHz)  
– 7 7ns clockaccess time (66MHz)  
Single-cycle deselect functionality (Compatible with  
Micron Part # MT58LC64K32D7LG-XX)  
LBO input selects interleaved or linear burst mode  
Self-timed write cycle with global write control (GW), byte  
write enable (BWE), and byte writes (BWx)  
Power down controlled by ZZ input  
Operates with a single 3.3V power supply (+10/-5%)  
Packaged in a JEDEC Standard 100-pin rectangular plastic  
thin quad flatpack (TQFP).  
TheIDT71V632SRAMutilizesIDT'shigh-performance,high-volume  
3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x  
20mm100-pinthinplasticquadflatpack(TQFP)foroptimumboarddensity  
inbothdesktopandnotebookapplications.  
Description  
TheIDT71V632isa3.3Vhigh-speedSRAMorganizedas64Kx32  
PinDescriptionSummary  
0
15  
A –A  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enable  
CE  
0
1
CS , CS  
Chips Selects  
Output Enable  
OE  
Global Write Enable  
Byte Write Enable  
Individual Byte Write Selects  
Clock  
GW  
BWE  
1,  
2,  
3,  
4
BW BW BW BW  
CLK  
Burst Address Advance  
Address Status (Cache Controller)  
Address Status (Processor)  
Linear / Interleaved Burst Order  
Sleep Mode  
Synchronous  
Synchronous  
Synchronous  
DC  
ADV  
ADSC  
ADSP  
LBO  
ZZ  
Asynchronous  
Synchronous  
N/A  
I/O0–I/O31  
Data Input/Output  
DD DDQ  
V , V  
3.3V  
Power  
Power  
SS SSQ  
V , V  
Array Ground, I/O Ground  
N/A  
3619 tbl 01  
PentiumprocessorisatrademarkofIntelCorp.  
PowerPCisatrademarkofInternationalBusinessMachines,Inc.  
AUGUST 2001  
1
©2000IntegratedDeviceTechnology,Inc.  
DSC-3619/04  

与IDT71V632S5PF8相关器件

型号 品牌 获取价格 描述 数据表
IDT71V632S5PF9 IDT

获取价格

Cache SRAM, 64KX32, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
IDT71V632S5PFG IDT

获取价格

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V632S5PFG8 IDT

获取价格

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V632S5PFGI8 IDT

获取价格

Cache SRAM, 64KX32, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
IDT71V632S5PFI IDT

获取价格

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V632S5PFI8 IDT

获取价格

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V632S66PF IDT

获取价格

Cache SRAM, 64KX32, 7ns, CMOS, PQFP100, PLASTIC, TQFP-100
IDT71V632S6PF IDT

获取价格

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V632S6PF8 IDT

获取价格

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V632S6PF9 IDT

获取价格

Cache SRAM, 64KX32, 6ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100