Datasheet > 存储 > DRAM> EDJ2108EDBG-AE-F

EDJ2108EDBG-AE-F

更新时间： 2024-11-28 12:24:55

品牌	Logo	应用领域
尔必达 - ELPIDA		时钟
页数	文件大小	规格书
150页	1891K
描述
Differential clock inputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EDJ2108EDBG-AE-F 数据手册

DATA SHEET

2G bits DDR3L SDRAM

EDJ2104EDBG (512M words × 4 bits)

EDJ2108EDBG (256M words × 8 bits)

Features

Specifications

• Density: 2G bits

• Organization

64M words × 4 bits × 8 banks (EDJ2104EDBG)

32M words × 8 bits × 8 banks (EDJ2108EDBG)

• Package

• Double-data-rate architecture: two data transfers per

clock cycle

• The high-speed data transfer is realized by the 8 bits

prefetch pipelined architecture

• Bi-directional differential data strobe (DQS and /DQS)

is transmitted/received with data for capturing data at

the receiver

78-ball FBGA

Lead-free (RoHS compliant) and Halogen-free

• Power supply: 1.35V (typ.)

VDD, VDDQ = 1.283V to 1.45V

• DQS is edge-aligned with data for READs; center-

aligned with data for WRITEs

• Differential clock inputs (CK and /CK)

• DLL aligns DQ and DQS transitions with CK

Backward compatible for VDD, VDDQ

transitions

= 1.5V ± 0.075V

• Commands entered on each positive CK edge; data

• Data rate

1600Mbps/1333Mbps/1066Mbps (max.)

• 1KB page size

and data mask referenced to both edges of DQS

• Data mask (DM) for write data

• Posted /CAS by programmable additive latency for

Row address: A0 to A14

better command and data bus efficiency

Column address: A0 to A9, A11 (EDJ2104EDBG)

• On-Die Termination (ODT) for better signal quality

Synchronous ODT

A0 to A9 (EDJ2108EDBG)

• Eight internal banks for concurrent operation

• Burst lengths (BL): 8 and 4 with Burst Chop (BC)

• Burst type (BT):

Sequential (8, 4 with BC)

Interleave (8, 4 with BC)

• /CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11

• /CAS Write Latency (CWL): 5, 6, 7, 8

Dynamic ODT

Asynchronous ODT

• Multi Purpose Register (MPR) for pre-defined pattern

read out

• ZQ calibration for DQ drive and ODT

• Programmable Partial Array Self-Refresh (PASR)

• /RESET pin for Power-up sequence and reset

• Precharge: auto precharge option for each burst

function

access

• SRT range:

Normal/extended

• Programmable Output driver impedance control

• Driver strength: RZQ/7, RZQ/6 (RZQ = 240Ω)

• Refresh: auto-refresh, self-refresh

• Refresh cycles

Average refresh period

7.8µs at 0°C ≤ TC ≤ +85°C

3.9µs at +85°C < TC ≤ +95°C

• Operating case temperature range

TC = 0°C to +95°C

Document No. E1797E41 (Ver. 4.1)

Date Published February 2012 (K) Japan

Printed in Japan

URL: http://www.elpida.com

Elpida Memory, Inc. 2011-2012

12 3 4 5 6 7...150

中文翻译

下载PDF

与EDJ2108EDBG-AE-F相关器件

型号	品牌	获取价格	描述	数据表
EDJ2108EDBG-DJ-F	ELPIDA	获取价格	ZQ calibration for DQ drive and ODT
EDJ2108EDBG-GN-F	ELPIDA	获取价格	ZQ calibration for DQ drive and ODT
EDJ2108EEBG	ELPIDA	获取价格	2G bits DDR3L SDRAM
EDJ2108EEBG-DJ-F	ELPIDA	获取价格	Differential clock inputs
EDJ2108EEBG-GN-F	ELPIDA	获取价格	Differential clock inputs
EDJ2108EEBG-JS-F	ELPIDA	获取价格	2G bits DDR3L SDRAM
EDJ2116DEBG	ELPIDA	获取价格	2G bits DDR3 SDRAM
EDJ2116DEBG-DJ-F	ELPIDA	获取价格	2G bits DDR3 SDRAM
EDJ2116DEBG-GN-F	ELPIDA	获取价格	2G bits DDR3 SDRAM
EDJ2116DEBG-JQ-F	ELPIDA	获取价格	DDR DRAM, 128MX16, 0.195ns, CMOS, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96

与EDJ2108EDBG-AE-F相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

47
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

37
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

65
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

61

产品中心

服务支持

精选活动

关于我们

帮助中心

EDJ2108EDBG-AE-F

EDJ2108EDBG-AE-F 数据手册

与EDJ2108EDBG-AE-F相关器件

与EDJ2108EDBG-AE-F相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

EDJ2108EDBG-AE-F

EDJ2108EDBG-AE-F 数据手册

与EDJ2108EDBG-AE-F相关器件

与EDJ2108EDBG-AE-F相关文章

您还可以找

您在本页遇到什么问题？