5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> CY7C1049CV33-8ZSXC
CY7C1049CV33-8ZSXC PDF预览

CY7C1049CV33-8ZSXC

更新时间： 2024-11-09 09:43:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
13页 825K
描述
4-Mbit (512 K × 8) Static RAM

阅读下载

中文翻译

获取价格

CY7C1049CV33-8ZSXC 数据手册

 浏览型号CY7C1049CV33-8ZSXC的Datasheet PDF文件第2页浏览型号CY7C1049CV33-8ZSXC的Datasheet PDF文件第3页浏览型号CY7C1049CV33-8ZSXC的Datasheet PDF文件第4页浏览型号CY7C1049CV33-8ZSXC的Datasheet PDF文件第5页浏览型号CY7C1049CV33-8ZSXC的Datasheet PDF文件第6页浏览型号CY7C1049CV33-8ZSXC的Datasheet PDF文件第7页 
CY7C1049CV33  
4-Mbit (512 K × 8) Static RAM  
4-Mbit (512  
K × 8) Static RAM  
Features  
Functional Description  
■ Temperature ranges  
❐ Commercial: 0 °C to 70 °C  
The CY7C1049CV33 is a high performance CMOS Static RAM  
organized as 524,288 words by eight bits. Easy memory  
expansion is provided by an active LOW Chip Enable (CE), an  
active LOW Output Enable (OE), and three-state drivers. Writing  
to the device is accomplished by taking Chip Enable (CE) and  
Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O0  
through I/O7) is then written into the location specified on the  
address pins (A0 through A18).  
■ High speed  
❐ tAA = 8 ns  
■ Low active power  
❐ 360 mW (max)  
■ 2.0 V data retention  
Reading from the device is accomplished by taking Chip Enable  
(CE) and Output Enable (OE) LOW while forcing Write Enable  
(WE) HIGH. Under these conditions, the contents of the memory  
location specified by the address pins appear on the I/O pins.  
■ Automatic power down when deselected  
■ TTL-compatible inputs and outputs  
■ Easy memory expansion with CE and OE features  
The eight input and output pins (I/O0 through I/O7) are placed in  
a high impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or during a write  
operation (CE LOW, and WE LOW).  
The CY7C1049CV33 is available in standard 44-pin TSOP II  
package with center power and ground (revolutionary) pinout.  
For best practice recommendations, refer to the Cypress  
application note AN1064, SRAM System Guidelines.  
Logic Block Diagram  
A
0
IO  
0
INPUT BUFFER  
A
1
A
2
IO  
1
A
3
A
4
IO  
2
A
5
A
6
512K x 8  
ARRAY  
IO  
3
A
7
A
8
IO  
4
A
9
A
10  
IO  
5
A
11  
A
12  
IO  
6
CE  
IO  
POWER  
DOWN  
7
COLUMN DECODER  
WE  
OE  
Cypress Semiconductor Corporation  
Document #: 38-05006 Rev. *K  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•408-943-2600  
Revised March 02, 2011  
[+] Feedback  
1234567...13

中文翻译

下载PDF

CY7C1049CV33-8ZSXC 替代型号

型号 品牌 替代类型 描述 数据表
71V424L10PHGI8 IDT

类似代替

 3.3V CMOS Static RAM
CY7C1049DV33-10ZSXIT CYPRESS

类似代替

 Standard SRAM, 512KX8, 10ns, CMOS, PDSO44, LEAD FREE, TSOP2-44
IS61LV5128AL-10TLI ISSI

功能相似

 512K x 8 HIGH-SPEED CMOS STATIC RAM

与CY7C1049CV33-8ZSXC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1049CV33-8ZSXCT CYPRESS

获取价格

 		Application Specific SRAM, 512KX8, 10ns, CMOS, PDSO44, LEAD FREE, TSOP2-44
CY7C1049CV33AUTO CYPRESS

获取价格

 		4-Mbit (512 K × 8) Static RAM TTL-compatible
CY7C1049D CYPRESS

获取价格

 		4-Mbit (512K x 8) Static RAM
CY7C1049D_11 CYPRESS

获取价格

 		4-Mbit (512 K × 8) Static RAM TTL-compatible
CY7C1049D-10VXI CYPRESS

获取价格

 		4-Mbit (512K x 8) Static RAM
CY7C1049D-15VXC CYPRESS

获取价格

 		Standard SRAM, 512KX8, 15ns, CMOS, PDSO36, 0.400 INCH, LEAD FREE, SOJ-36
CY7C1049DV33 CYPRESS

获取价格

 		4-Mbit (512K x 8) Static RAM
CY7C1049DV33_07 CYPRESS

获取价格

 		4-Mbit (512K x 8) Static RAM
CY7C1049DV33_11 CYPRESS

获取价格

 		4-Mbit (512 K x 8) Static RAM Automatic power down when deselected
CY7C1049DV33-10VXI CYPRESS

获取价格

 		4-Mbit (512K x 8) Static RAM

与CY7C1049CV33-8ZSXC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证