5秒后页面跳转
捷配首页

Datasheet > CY7C1049CV33AUTO
CY7C1049CV33AUTO PDF预览

CY7C1049CV33AUTO

更新时间： 2024-11-09 09:43:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
13页 852K
描述
4-Mbit (512 K × 8) Static RAM TTL-compatible inputs and outputs

阅读下载

中文翻译

获取价格

CY7C1049CV33AUTO 数据手册

 浏览型号CY7C1049CV33AUTO的Datasheet PDF文件第2页浏览型号CY7C1049CV33AUTO的Datasheet PDF文件第3页浏览型号CY7C1049CV33AUTO的Datasheet PDF文件第4页浏览型号CY7C1049CV33AUTO的Datasheet PDF文件第5页浏览型号CY7C1049CV33AUTO的Datasheet PDF文件第6页浏览型号CY7C1049CV33AUTO的Datasheet PDF文件第7页 
CY7C1049CV33 Automotive  
4-Mbit (512 K × 8) Static RAM  
4-Mbit (512  
K × 8) Static RAM  
Features  
Functional Description  
■ Temperature ranges  
❐ Automotive -A: –40 °C to 85 °C  
❐ Automotive-E: –40 °C to 125 °C  
The CY7C1049CV33 Automotive is a high performance CMOS  
Static RAM organized as 524,288 words by eight bits. Easy  
memory expansion is provided by an active LOW Chip Enable  
(CE), an active LOW Output Enable (OE), and three-state  
drivers. Writing to the device is accomplished by taking Chip  
Enable (CE) and Write Enable (WE) inputs LOW. Data on the  
eight I/O pins (I/O0 through I/O7) is then written into the location  
specified on the address pins (A0 through A18).  
■ High speed  
❐ tAA = 10 ns  
■ Low active power  
❐ 360 mW (max)  
Reading from the device is accomplished by taking Chip Enable  
(CE) and Output Enable (OE) LOW while forcing Write Enable  
(WE) HIGH. Under these conditions, the contents of the memory  
location specified by the address pins appear on the I/O pins.  
■ 2.0 V data retention  
■ Automatic power down when deselected  
■ TTL-compatible inputs and outputs  
■ Easy memory expansion with CE and OE features  
The eight input and output pins (I/O0 through I/O7) are placed in  
a high impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or during a write  
operation (CE LOW, and WE LOW).  
The CY7C1049CV33 Automotive is available in standard  
400-mil-wide 36-pin SOJ package and 44-pin TSOP II package  
with center power and ground (revolutionary) pinout.  
For best practice recommendations, refer to the Cypress  
application note AN1064, SRAM System Guidelines.  
Logic Block Diagram  
A
0
IO  
0
INPUT BUFFER  
A
A
A
A
A
A
A
A
1
2
3
4
5
6
7
8
IO  
1
IO  
2
512K x 8  
ARRAY  
IO  
3
IO  
4
A
A
A
A
9
10  
11  
12  
IO  
5
IO  
6
CE  
IO  
POWER  
DOWN  
7
COLUMN DECODER  
WE  
OE  
Cypress Semiconductor Corporation  
Document #: 001-67511 Rev. **  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•408-943-2600  
Revised February 16, 2011  
[+] Feedback  
1234567...13

中文翻译

下载PDF

与CY7C1049CV33AUTO相关器件

型号 品牌 获取价格 描述 数据表
CY7C1049D CYPRESS

获取价格

 		4-Mbit (512K x 8) Static RAM
CY7C1049D_11 CYPRESS

获取价格

 		4-Mbit (512 K × 8) Static RAM TTL-compatible
CY7C1049D-10VXI CYPRESS

获取价格

 		4-Mbit (512K x 8) Static RAM
CY7C1049D-15VXC CYPRESS

获取价格

 		Standard SRAM, 512KX8, 15ns, CMOS, PDSO36, 0.400 INCH, LEAD FREE, SOJ-36
CY7C1049DV33 CYPRESS

获取价格

 		4-Mbit (512K x 8) Static RAM
CY7C1049DV33_07 CYPRESS

获取价格

 		4-Mbit (512K x 8) Static RAM
CY7C1049DV33_11 CYPRESS

获取价格

 		4-Mbit (512 K x 8) Static RAM Automatic power down when deselected
CY7C1049DV33-10VXI CYPRESS

获取价格

 		4-Mbit (512K x 8) Static RAM
CY7C1049DV33-10VXI ROCHESTER

获取价格

 		512KX8 STANDARD SRAM, 10ns, PDSO36, 0.400 INCH, LEAD FREE, SOJ-36
CY7C1049DV33-10VXIT CYPRESS

获取价格

 		Standard SRAM, 512KX8, 10ns, CMOS, PDSO36, 0.400 INCH, LEAD FREE, PLASTIC, SOJ-36

与CY7C1049CV33AUTO相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证