5秒后页面跳转
CY62256VLL-70ZXI PDF预览

CY62256VLL-70ZXI

更新时间: 2024-09-14 04:38:07
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
12页 438K
描述
256K (32K x 8) Static RAM

CY62256VLL-70ZXI 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSOP包装说明:8 X 13.40 MM, LEAD FREE, TSOP1-28
针数:28Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.41
Factory Lead Time:1 week风险等级:5.6
最长访问时间:70 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-G28JESD-609代码:e4
长度:11.8 mm内存密度:262144 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
湿度敏感等级:3功能数量:1
端子数量:28字数:32768 words
字数代码:32000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:32KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSOP1
封装等效代码:TSSOP28,.53,22封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:3/3.3 V
认证状态:Not Qualified座面最大高度:1.2 mm
最小待机电流:1.4 V子类别:SRAMs
最大压摆率:0.03 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.55 mm
端子位置:DUAL处于峰值回流温度下的最长时间:20
宽度:8 mmBase Number Matches:1

CY62256VLL-70ZXI 数据手册

 浏览型号CY62256VLL-70ZXI的Datasheet PDF文件第2页浏览型号CY62256VLL-70ZXI的Datasheet PDF文件第3页浏览型号CY62256VLL-70ZXI的Datasheet PDF文件第4页浏览型号CY62256VLL-70ZXI的Datasheet PDF文件第5页浏览型号CY62256VLL-70ZXI的Datasheet PDF文件第6页浏览型号CY62256VLL-70ZXI的Datasheet PDF文件第7页 
CY62256V  
256K (32K x 8) Static RAM  
Features  
Functional Description[1]  
• High Speed  
The CY62256V family is composed of two high-performance  
CMOS static RAM’s organized as 32K words by 8 bits. Easy  
memory expansion is provided by an active LOW chip enable  
(CE) and active LOW output enable (OE) and Tri-state drivers.  
These devices have an automatic power-down feature,  
reducing the power consumption by over 99% when  
deselected.  
— 70 ns  
• Temperature Ranges  
— Commercial: 0°C to 70°C  
— Industrial: –40°C to 85°C  
— Automotive: –40°C to 125°C  
• Low voltage range:  
An active LOW write enable signal (WE) controls the  
writing/reading operation of the memory. When CE and WE  
inputs are both LOW, data on the eight data input/output pins  
(I/O0 through I/O7) is written into the memory location  
addressed by the address present on the address pins (A0  
through A14). Reading the device is accomplished by selecting  
the device and enabling the outputs, CE and OE active LOW,  
while WE remains inactive or HIGH. Under these conditions,  
the contents of the location addressed by the information on  
address pins are present on the eight data input/output pins.  
— 2.7V – 3.6V  
• Low active power and standby power  
• Easy memory expansion with CE and OE features  
• TTL-compatible inputs and outputs  
• Automatic power-down when deselected  
• CMOS for optimum speed/power  
The input/output pins remain in a high-impedance state unless  
the chip is selected, outputs are enabled, and write enable  
(WE) is HIGH.  
• Available in a Pb-free and non Pb-free standard 28-pin  
narrow SOIC, 28-pin TSOP-1 and 28-pin Reverse  
TSOP-1 packages  
Logic Block Diagram  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
0
1
2
3
4
5
6
INPUTBUFFER  
A
A
A
10  
9
8
A
7
6
5
32K × 8  
ARRAY  
A
A
A
A
A
4
3
2
CE  
WE  
POWER  
DOWN  
COLUMN  
DECODER  
I/O  
7
OE  
Note:  
1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 38-05057 Rev. *F  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised July 25, 2006  
[+] Feedback  

CY62256VLL-70ZXI 替代型号

型号 品牌 替代类型 描述 数据表
CY62256VNLL-70ZXA CYPRESS

完全替代

256K (32K x 8) Static RAM
CY62256VLL-70ZC CYPRESS

完全替代

32K x 8 Static RAM

与CY62256VLL-70ZXI相关器件

型号 品牌 获取价格 描述 数据表
CY62256VLL-70ZXIT ROCHESTER

获取价格

32KX8 STANDARD SRAM, 70ns, PDSO28, 8 X 13.40 MM, LEAD FREE, TSOP1-28
CY62256VN CYPRESS

获取价格

256K (32K x 8) Static RAM
CY62256VN_09 CYPRESS

获取价格

256K (32K x 8) Static RAM
CY62256VN_11 CYPRESS

获取价格

256K (32K × 8) Static RAM
CY62256VNLL CYPRESS

获取价格

256K (32K × 8) Static RAM
CY62256VNLL-70SNC CYPRESS

获取价格

256K (32K x 8) Static RAM
CY62256VNLL-70SNC ROCHESTER

获取价格

32KX8 STANDARD SRAM, 70ns, PDSO28, 0.300 INCH, SOIC-28
CY62256VNLL-70SNCT CYPRESS

获取价格

Standard SRAM, 32KX8, 70ns, CMOS, PDSO28, 0.300 INCH, SOIC-28
CY62256VNLL-70SNXC CYPRESS

获取价格

256K (32K x 8) Static RAM
CY62256VNLL-70SNXC ROCHESTER

获取价格

32KX8 STANDARD SRAM, 70ns, PDSO28, 0.300 INCH, LEAD FREE, SOIC-28