CY62168DV30 MoBL®
16-Mbit (2M x 8) MoBL® Static RAM
reduces power consumption. The device can be put into
standby mode reducing power consumption by 90% when
addresses are not toggling. The device can be put into standby
mode reducing power consumption by more than 99% when
deselected Chip Enable 1 (CE1) HIGH or Chip Enable 2 (CE2)
LOW. The input/output pins (I/O0 through I/O7) are placed in
a high-impedance state when: deselected Chip Enable 1
(CE1) HIGH or Chip Enable 2 (CE2) LOW, outputs are disabled
(OE HIGH), or during a write operation (Chip Enable 1 (CE1)
LOW and Chip Enable 2 (CE2) HIGH and WE LOW).
Features
• Very high speed
— 55 ns
• Wide voltage range
— 2.2V – 3.6V
• Ultra-low active power
— Typical active current: 2 mA @ f = 1 MHz
— Typical active current: 15 mA @ f = fMax (55 ns Speed)
• Ultra-low standby power
Writing to the device is accomplished by taking Chip Enable 1
(CE1) LOW and Chip Enable 2 (CE2) HIGH and Write Enable
(WE) input LOW. Data on the eight I/O pins (I/O0 through I/O7)
is then written into the location specified on the address
pins(A0 through A20).
• Easy memory expansion with CE1, CE2 and OE features
• Automatic power-down when deselected
• CMOS for optimum speed/power
Reading from the device is accomplished by taking Chip
Enable 1 (CE1) and Output Enable (OE) LOW and Chip
Enable 2 (CE2) HIGH while forcing Write Enable (WE) HIGH.
Under these conditions, the contents of the memory location
specified by the address pins will appear on the I/O pins.
• Available in Pb-free and non Pb-free 48-ball VFBGA
package
Functional Description[1]
The eight input/output pins (I/O0 through I/O7) are placed in a
high-impedance state when the device is deselected (CE1
LOW and CE2 HIGH), the outputs are disabled (OE HIGH), or
during a write operation (CE1 LOW and CE2 HIGH and WE
LOW). See the truth table for a complete description of read
and write modes.
The CY62168DV30 is a high-performance CMOS static RAMs
organized as 2048Kbit words by 8 bits. This device features
advanced circuit design to provide ultra-low active current.
This is ideal for providing More Battery Life™ (MoBL®) in
portable applications such as cellular telephones. The device
also has an automatic power-down feature that significantly
Logic Block Diagram
I/O
I/O
I/O
I/O
I/O
I/O
I/O
0
Data in Drivers
A0
A1
A2
A3
A4
A
1
2
A56
3
4
5
2048K x 8
ARRAY
A
A7
A98
A10
A11
A12
6
7
POWER
DOWN
COLUMN
DECODER
CE
CE
1
2
I/O
WE
OE
Note:
1. For best-practice recommendations, please refer to the Cypress application note entitled System Design Guidelines, available at http://www.cypress.com.
Cypress Semiconductor Corporation
Document #: 38-05329 Rev. *F
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised July 27, 2006
[+] Feedback