CY62167E MoBL®
16-Mbit (1 M × 16 / 2 M × 8) Static RAM
16-Mbit (1M
× 16 / 2M × 8) Static RAM
reduces power consumption by 99% when addresses are not
toggling. Place the device into standby mode when deselected
(CE1 HIGH, or CE2 LOW, or both BHE and BLE are HIGH). The
input and output pins (I/O0 through I/O15) are placed in a high
impedance state when:
Features
■ Configurable as 1 M × 16 or as 2 M × 8 SRAM
■ Very high speed: 45 ns
■ Wide voltage range: 4.5 V to 5.5 V
■ The device is deselected (CE1 HIGH or CE2 LOW)
■ Outputs are disabled (OE HIGH)
■ Ultra low standby power
❐ Typical standby current: 1.5 µA
❐ Maximum standby current: 12 µA
■ Both byte high enable and byte low enable are disabled (BHE,
BLE HIGH) or
■ Ultra low active power
❐ Typical active current: 2.2 mA at f = 1 MHz
■ A write operation is in progress (CE1 LOW, CE2 HIGH, and WE
LOW)
■ Easy memory expansion with CE1, CE2, and OE features
■ Automatic power-down when deselected
■ CMOS for optimum speed and power
To write to the device, take chip enables (CE1 LOW and CE2
HIGH) and write enable (WE) input LOW. If byte low enable
(BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is
written into the location specified on the address pins (A0 through
A
19). If byte high enable (BHE) is LOW, then data from the I/O
■ Offered in 48-pin TSOP I package
pins (I/O8 through I/O15) is written into the location specified on
the address pins (A0 through A19).
Functional Description[1]
To read from the device, take chip enables (CE1 LOW and CE2
HIGH) and output enable (OE) LOW while forcing the write
enable (WE) HIGH. If byte low enable (BLE) is LOW, then data
from the memory location specified by the address pins appears
on I/O0 to I/O7. If byte high enable (BHE) is LOW, then data from
memory appears on I/O8 to I/O15. See the “Truth Table” on
page 11 for a complete description of read and write modes.
The CY62167E is a high performance CMOS static RAM
organized as 1 M words by 16-bits/2 M words by 8-bits. This
device features advanced circuit design to provide an ultra low
active current. This is ideal for providing More Battery Life™
(MoBL®) in portable applications such as cellular telephones.
The device also has an automatic power down feature that
Logic Block Diagram
DATA IN DRIVERS
A10
A 9
A 8
A 7
A 6
A 5
1 M × 16 / 2 M × 8
I/O0–I/O7
RAM ARRAY
A 4
A 3
I/O8–I/O15
A 2
A 1
A 0
COLUMN DECODER
BYTE
BHE
WE
CE2
CE
CE2
1
POWER DOWN
CIRCUIT
CE
1
OE
BHE
BLE
BLE
Note
1. For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.
Cypress Semiconductor Corporation
Document Number: 001-15607 Rev. *B
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised August 16, 2010
[+] Feedback