CY62167E MoBL®
16-Mbit (1 M × 16 / 2 M × 8) Static RAM
16-Mbit (1
M × 16 / 2 M × 8) Static RAM
and BLE are HIGH). The input and output pins (I/O0 through
I/O15) are placed in a high impedance state when:
Features
■ Configurable as 1 M × 16 or as 2 M × 8 SRAM
■ Very high speed: 45 ns
■ The device is deselected (CE1 HIGH or CE2 LOW)
■ Outputs are disabled (OE HIGH)
■ Wide voltage range: 4.5 V to 5.5 V
■ Both byte high enable and byte low enable are disabled (BHE,
BLE HIGH) or
■ Ultra low standby power
❐ Typical standby current: 1.5 µA
❐ Maximum standby current: 12 µA
■ A write operation is in progress (CE1 LOW, CE2 HIGH, and WE
LOW)
■ Ultra low active power
❐ Typical active current: 2.2 mA at f = 1 MHz
To write to the device, take chip enables (CE1 LOW and CE2
HIGH) and write enable (WE) input LOW. If byte low enable
(BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is
■ Easy memory expansion with CE1, CE2, and OE features
■ Automatic power-down when deselected
■ CMOS for optimum speed and power
written into the location specified on the address pins (A0 through
19). If byte high enable (BHE) is LOW, then data from the I/O
A
pins (I/O8 through I/O15) is written into the location specified on
the address pins (A0 through A19).
■ Offered in 48-pin TSOP I package
To read from the device, take chip enables (CE1 LOW and CE2
HIGH) and output enable (OE) LOW while forcing the write
enable (WE) HIGH. If byte low enable (BLE) is LOW, then data
from the memory location specified by the address pins appears
on I/O0 to I/O7. If byte high enable (BHE) is LOW, then data from
memory appears on I/O8 to I/O15. See Truth Table on page 12
for a complete description of read and write modes.
Functional Description
The CY62167E is a high performance CMOS static RAM
organized as 1 M words by 16-bits/2 M words by 8-bits. This
device features advanced circuit design to provide an ultra low
active current. This is ideal for providing More Battery Life
(MoBL®) in portable applications. The device also has an
automatic power down feature that reduces power consumption
when addresses are not toggling. Place the device into standby
mode when deselected (CE1 HIGH, or CE2 LOW, or both BHE
The CY62167E device is suitable for interfacing with processors
that have TTL I/P levels. It is not suitable for processors that
require CMOS I/P levels. Please see Electrical Characteristics
on page 4 for more details and suggested alternatives.
Logic Block Diagram
DATA IN DRIVERS
A10
A 9
A 8
A 7
A 6
A 5
A 4
1 M × 16 / 2 M × 8
I/O0–I/O7
RAM ARRAY
A 3
I/O8–I/O15
A 2
A 1
A 0
COLUMN DECODER
BYTE
BHE
WE
CE2
CE2
CE
1
POWER DOWN
CIRCUIT
CE
1
OE
BHE
BLE
BLE
Cypress Semiconductor Corporation
Document Number: 001-15607 Rev. *D
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised June 10, 2013