5秒后页面跳转
CDCM7005HFGMPR PDF预览

CDCM7005HFGMPR

更新时间: 2024-11-18 12:42:59
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器逻辑集成电路
页数 文件大小 规格书
41页 570K
描述
3.3-V HIGH PERFORMANCE RAD-TOLERANT CLASS V, CLOCK SYNCHRONIZER AND JITTER CLEANER

CDCM7005HFGMPR 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.68逻辑集成电路类型:PLL BASED CLOCK DRIVER
Base Number Matches:1

CDCM7005HFGMPR 数据手册

 浏览型号CDCM7005HFGMPR的Datasheet PDF文件第2页浏览型号CDCM7005HFGMPR的Datasheet PDF文件第3页浏览型号CDCM7005HFGMPR的Datasheet PDF文件第4页浏览型号CDCM7005HFGMPR的Datasheet PDF文件第5页浏览型号CDCM7005HFGMPR的Datasheet PDF文件第6页浏览型号CDCM7005HFGMPR的Datasheet PDF文件第7页 
CDCM7005-SP  
www.ti.com  
SGLS390E JULY 2009REVISED AUGUST 2012  
3.3-V HIGH PERFORMANCE RAD-TOLERANT CLASS V,  
CLOCK SYNCHRONIZER AND JITTER CLEANER  
Check for Samples: CDCM7005-SP  
1
FEATURES  
High Performance LVPECL and LVCMOS PLL  
Clock Synchronizer  
QML-V Qualified, SMD 5962-07230  
Military Temperature Range  
(–55°C to 125°C Tcase  
Two Reference Clock Inputs (Primary and  
Secondary Clock) for Redundancy Support  
With Manual or Automatic Selection  
)
PIN ASSIGNMENTS  
Accepts LVCMOS Input Frequencies Up to  
200 MHz  
HFG PACKAGE  
(TOP VIEW)  
VCXO_IN Clock is Synchronized to One of the  
Two Reference Clocks  
VCXO_IN Frequencies Up to 2 GHz (LVPECL)  
Outputs Can Be a Combination of LVPECL and  
LVCMOS (Up to Five Differential LVPECL  
Outputs or Up to 10 LVCMOS Outputs)  
Output Frequency is Selectable by x1, /2, /3, /4,  
/6, /8, /16 on Each Output Individually  
52 51 50 49 48 47 46 45 44 43 42 41 40  
Efficient Jitter Cleaning From Low PLL Loop  
Bandwidth  
39  
38  
37  
36  
35  
34  
33  
VCC  
Y3B  
Y3A  
VCC  
VCC  
Y2B  
Y2A  
VCC  
VCC  
Y1B  
Y1A  
VCC  
PD  
GND  
1
CTRL_DATA  
AVCC  
2
3
Low Phase Noise PLL Core  
CTRL_CLK  
CTRL_LE  
AVCC  
4
Programmable Phase Offset (PRI_REF and  
SEC_REF to Outputs)  
5
6
Wide Charge Pump Current Range From  
200 μA to 3 mA  
7
GND  
32  
31  
30  
29  
28  
27  
8
CP_OUT  
AVCC  
9
Dedicated Charge Pump Supply (VCC_CP) for  
Wide Tuning Voltage Range VCOs  
10  
11  
12  
13  
VCC_CP  
GND  
Presets Charge Pump to VCC_CP/2 for Fast  
Center Frequency Setting of VC(X)O  
REF_SEL  
GND  
14 15 16 17 18 19 20 21 22 23 24 25 26  
Analog and Digital PLL Lock Indication  
Provides VBB Bias Voltage Output for Single-  
Ended Input Signals (VCXO_IN)  
Frequency Hold Over Mode Improves Fail-Safe  
Operation  
Power-Up Control Forces LVPECL Outputs to  
3-State at VCC < 1.5 V  
SPI Controllable Device Setting  
3.3-V Power Supply  
High-Performance 52 Pin Ceramic Quad Flat  
Pack (HFG)  
Rad-Tolerant : 50kRad (Si) TID  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2009–2012, Texas Instruments Incorporated  

与CDCM7005HFGMPR相关器件

型号 品牌 获取价格 描述 数据表
CDCM7005RGZR TI

获取价格

3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM7005RGZRG4 TI

获取价格

3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM7005RGZT TI

获取价格

3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM7005RGZTG4 TI

获取价格

3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM7005-SP TI

获取价格

3.3-V HIGH PERFORMANCE RAD-TOLERANT CLASS V, CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM7005ZVA TI

获取价格

3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM7005ZVAR TI

获取价格

3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM7005ZVAT TI

获取价格

3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM9102 TI

获取价格

Low-Noise Two-Channel 100-MHz Clock Generator
CDCM9102_1209 TI

获取价格

Low-Noise Two-Channel 100-MHz Clock Generator