CDCM7005-SP

更新时间： 2024-11-18 12:42:59

品牌	Logo	应用领域
德州仪器 - TI		时钟
页数	文件大小	规格书
41页	570K
描述
3.3-V HIGH PERFORMANCE RAD-TOLERANT CLASS V, CLOCK SYNCHRONIZER AND JITTER CLEANER

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CDCM7005-SP 数据手册

CDCM7005-SP

www.ti.com

SGLS390E –JULY 2009–REVISED AUGUST 2012

3.3-V HIGH PERFORMANCE RAD-TOLERANT CLASS V,

CLOCK SYNCHRONIZER AND JITTER CLEANER

Check for Samples: CDCM7005-SP

FEATURES

•

High Performance LVPECL and LVCMOS PLL

Clock Synchronizer

•

QML-V Qualified, SMD 5962-07230

Military Temperature Range

(–55°C to 125°C T_case

•

Two Reference Clock Inputs (Primary and

Secondary Clock) for Redundancy Support

With Manual or Automatic Selection

)

PIN ASSIGNMENTS

•

Accepts LVCMOS Input Frequencies Up to

200 MHz

HFG PACKAGE

(TOP VIEW)

VCXO_IN Clock is Synchronized to One of the

Two Reference Clocks

•

VCXO_IN Frequencies Up to 2 GHz (LVPECL)

Outputs Can Be a Combination of LVPECL and

LVCMOS (Up to Five Differential LVPECL

Outputs or Up to 10 LVCMOS Outputs)

•

Output Frequency is Selectable by x1, /2, /3, /4,

/6, /8, /16 on Each Output Individually

52 51 50 49 48 47 46 45 44 43 42 41 40

Efficient Jitter Cleaning From Low PLL Loop

Bandwidth

VCC

Y3B

Y3A

VCC

Y2B

Y2A

VCC

Y1B

Y1A

VCC

GND

CTRL_DATA

AVCC

•

Low Phase Noise PLL Core

CTRL_CLK

CTRL_LE

AVCC

Programmable Phase Offset (PRI_REF and

SEC_REF to Outputs)

•

Wide Charge Pump Current Range From

200 μA to 3 mA

GND

CP_OUT

AVCC

Dedicated Charge Pump Supply (VCC_CP) for

Wide Tuning Voltage Range VCOs

VCC_CP

GND

Presets Charge Pump to VCC_CP/2 for Fast

Center Frequency Setting of VC(X)O

REF_SEL

GND

14 15 16 17 18 19 20 21 22 23 24 25 26

•

Analog and Digital PLL Lock Indication

Provides VBB Bias Voltage Output for Single-

Ended Input Signals (VCXO_IN)

•

Frequency Hold Over Mode Improves Fail-Safe

Operation

Power-Up Control Forces LVPECL Outputs to

3-State at V_CC< 1.5 V

•

SPI Controllable Device Setting

3.3-V Power Supply

High-Performance 52 Pin Ceramic Quad Flat

Pack (HFG)

•

Rad-Tolerant : 50kRad (Si) TID

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...41

中文翻译

下载PDF

与CDCM7005-SP相关器件

型号	品牌	获取价格	描述	数据表
CDCM7005ZVA	TI	获取价格	3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM7005ZVAR	TI	获取价格	3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM7005ZVAT	TI	获取价格	3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM9102	TI	获取价格	Low-Noise Two-Channel 100-MHz Clock Generator
CDCM9102_1209	TI	获取价格	Low-Noise Two-Channel 100-MHz Clock Generator
CDCM9102RHBR	TI	获取价格	Low-Noise Two-Channel 100-MHz Clock Generator
CDCM9102RHBT	TI	获取价格	Low-Noise Two-Channel 100-MHz Clock Generator
CDCP1803	TI	获取价格	1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP	TI	获取价格	1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803MRGETEP	TI	获取价格	1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER

与CDCM7005-SP相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

37

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCM7005-SP

CDCM7005-SP 数据手册

与CDCM7005-SP相关器件

与CDCM7005-SP相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCM7005-SP

CDCM7005-SP 数据手册

与CDCM7005-SP相关器件

与CDCM7005-SP相关文章

您还可以找

您在本页遇到什么问题？