Datasheet > CDCM9102_1209

CDCM9102_1209

更新时间： 2024-11-18 12:22:23

品牌	Logo	应用领域
德州仪器 - TI		时钟发生器
页数	文件大小	规格书
20页	620K
描述
Low-Noise Two-Channel 100-MHz Clock Generator

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CDCM9102_1209 数据手册

CDCM9102

www.ti.com

SCAS922 –FEBRUARY 2012

Low-Noise Two-Channel 100-MHz Clock Generator

Check for Samples: CDCM9102

FEATURES

•

Integrated Low-Noise Clock Generator

Including PLL, VCO, and Loop Filter

•

Output Enable Pin Shuts Off Device and

Outputs.

•

Two Low-Noise 100-MHz Clocks (LVPECL,

LVDS, or pair of LVCMOS)

•

5-mm × 5-mm QFN-32 Package

ESD Protection Exceeds 2 kV HBM, 500 V CDM

Industrial Temperature Range (–40°C to 85°C)

3.3-V Power Supply

–

Support for HCSL Signaling Levels

(AC-Coupled)

–

Typical Period Jitter: 21 ps pk-pk

Typical Random Jitter: 510 fs

Output Type Set by Pins

APPLICATIONS

•

Reference Clock Generation for PCI Express

Gen 1, Gen2, and Gen3

•

Bonus Single-ended 25-MHz Output

•

General-Purpose Clocking

Integrated Crystal Oscillator Input Accepts

25-MHz Crystal

DESCRIPTION

The CDCM9102 is a low-jitter clock generator designed to provide reference clocks for communications

standards such as PCI Express™. The device is easy to configure and use. The CDCM9102 provides two

100-MHz differential clock ports. The output types supported for these ports include LVPECL, LVDS, or a pair of

LVCMOS buffers. HCSL signaling is supported using an ac-coupled network. The user configures the output

buffer type desired by strapping device pins. Additionally, a single-ended 25-MHz clock output port is provided.

Uses for this port include general-purpose clocking, clocking Ethernet PHYs, or providing a reference clock for

additional clock generators. All clocks generated are derived from a single external 25-MHz crystal.

25 MHz

Low

Noise

PCIe 100 MHz

Clock

25 MHz

100 MHz

PCIe

Generator

CDCM9102

Figure 1. CDCM9102 Typical Application Example

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PCI Express is a trademark of PCI-SIG .

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...20

中文翻译

下载PDF

与CDCM9102_1209相关器件

型号	品牌	获取价格	描述	数据表
CDCM9102RHBR	TI	获取价格	Low-Noise Two-Channel 100-MHz Clock Generator
CDCM9102RHBT	TI	获取价格	Low-Noise Two-Channel 100-MHz Clock Generator
CDCP1803	TI	获取价格	1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP	TI	获取价格	1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803MRGETEP	TI	获取价格	1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803RGER	TI	获取价格	1:3 LVPECL Clock Buffer with Programable Divider 24-VQFN -40 to 85
CDCP1803RGERG4	TI	获取价格	1:3 LVPECL Clock Buffer with Programable Divider 24-VQFN -40 to 85
CDCP1803RGET	TI	获取价格	具有可编程分频器的 1:3 LVPECL 时钟缓冲器 \| RGE \| 24 \| -40 t
CDCP1803RGETG4	TI	获取价格	具有可编程分频器的 1:3 LVPECL 时钟缓冲器 \| RGE \| 24 \| -40 t
CDCP1803RTHR	TI	获取价格	1:3 LVPECL Clock Buffer with Programable Divider 24-VQFN -40 to 85

与CDCM9102_1209相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

36

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCM9102_1209

CDCM9102_1209 数据手册

与CDCM9102_1209相关器件

与CDCM9102_1209相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CDCM9102_1209

CDCM9102_1209 数据手册

与CDCM9102_1209相关器件

与CDCM9102_1209相关文章

您还可以找

您在本页遇到什么问题？