5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> CDC2536DB
CDC2536DB PDF预览

CDC2536DB

更新时间： 2024-11-04 22:40:11
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器输出元件
页数 文件大小 规格书
10页 145K
描述
3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

CDC2536DB 数据手册

 浏览型号CDC2536DB的Datasheet PDF文件第2页浏览型号CDC2536DB的Datasheet PDF文件第3页浏览型号CDC2536DB的Datasheet PDF文件第4页浏览型号CDC2536DB的Datasheet PDF文件第5页浏览型号CDC2536DB的Datasheet PDF文件第6页浏览型号CDC2536DB的Datasheet PDF文件第7页 
CDC2536  
3.3-V PHASE-LOCK LOOP CLOCK DRIVER  
WITH 3-STATE OUTPUTS  
SCAS377D – APRIL 1994 – REVISED OCTOBER 1998  
DB PACKAGE  
(TOP VIEW)  
Low Output Skew for Clock-Distribution  
and Clock-Generation Applications  
Operates at 3.3-V V  
CC  
AV  
AV  
CC  
1
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
CC  
Distributes One Clock Input to Six Outputs  
AGND  
CLKIN  
SEL  
OE  
GND  
1Y1  
V
GND  
1Y2  
V
GND  
1Y3  
AGND  
FBIN  
TEST  
CLR  
2
One Select Input Configures Three Outputs  
to Operate at One-Half or Double the Input  
Frequency  
3
4
5
V
No External RC Network Required  
On-Chip Series Damping Resistors  
6
CC  
2Y1  
GND  
7
8
CC  
External Feedback Pin (FBIN) Is Used to  
Synchronize the Outputs to the Clock Input  
V
9
CC  
2Y2  
GND  
10  
11  
12  
13  
14  
Application for Synchronous DRAM,  
High-Speed Microprocessor  
CC  
V
CC  
TTL-Compatible Inputs and Outputs  
2Y3  
GND  
V
Outputs Drive 50-Ω Parallel-Terminated  
CC  
Transmission Lines  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
Distributed V  
Switching Noise  
and Ground Pins Reduce  
CC  
Packaged in Plastic 28-Pin Shrink  
Small-Outline Package  
description  
The CDC2536 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to  
precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is  
specifically designed for use with synchronous DRAMs and popular microprocessors operating at speeds from  
50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC2536  
operates at 3.3-V V  
and is designed to drive a 50- transmission line. The CDC2536 also provides on-chip  
CC  
series-damping resistors, eliminating the need for external termination components.  
The feedback (FBIN) input is used to synchronize the output clocks in frequency and phase to the input clock  
(CLKIN). One of the six output clocks must be fed back to FBIN for the PLL to maintain synchronization between  
CLKIN and the outputs. The output used as the feedback pin is synchronized to the same frequency as CLKIN.  
The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. The select (SEL)  
input configures three Y outputs to operate at one-half or double the CLKIN frequency, depending on which pin  
is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the  
duty cycle at the input clock.  
Output-enable(OE)isprovidedforoutputcontrol. WhenOEishigh, theoutputsareinthehigh-impedancestate.  
When OE is low, the outputs are active. TEST is used for factory testing of the device and can be use to bypass  
the PLL. TEST should be strapped to GND for normal operation.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...10

中文翻译

下载PDF

CDC2536DB 替代型号

型号 品牌 替代类型 描述 数据表
CDC2536DBR TI

完全替代

 3.3V PHASE-LOCK LOOP CLOCK DRIVER

与CDC2536DB相关器件

型号 品牌 获取价格 描述 数据表
CDC2536DBLE TI

获取价格

 		CDC SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28, PLASTI
CDC2536DBR TI

获取价格

 		3.3V PHASE-LOCK LOOP CLOCK DRIVER
CDC2536DLR TI

获取价格

 		3.3V PLL Clock Driver with 1/2x, 1x and 2x Frequency Options 28-SSOP
CDC2582 TI

获取价格

 		3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS
CDC2582PAH TI

获取价格

 		3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS
CDC2582PBG ETC

获取价格

 		Twelve Distributed-Output Clock Driver
CDC2586 TI

获取价格

 		3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC2586PAH TI

获取价格

 		3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC2586PAHR TI

获取价格

 		3.3V PLL CLock Driver with 1/2x, 1x and 2x Frequency Options 52-TQFP
CDC2586PAHRG4 TI

获取价格

 		3.3V PLL CLock Driver with 1/2x, 1x and 2x Frequency Options 52-TQFP

与CDC2536DB相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证