5秒后页面跳转
CDC2586 PDF预览

CDC2586

更新时间: 2024-11-04 22:40:11
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器输出元件
页数 文件大小 规格书
12页 167K
描述
3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

CDC2586 数据手册

 浏览型号CDC2586的Datasheet PDF文件第2页浏览型号CDC2586的Datasheet PDF文件第3页浏览型号CDC2586的Datasheet PDF文件第4页浏览型号CDC2586的Datasheet PDF文件第5页浏览型号CDC2586的Datasheet PDF文件第6页浏览型号CDC2586的Datasheet PDF文件第7页 
CDC2586  
3.3-V PHASE-LOCK LOOP CLOCK DRIVER  
WITH 3-STATE OUTPUTS  
SCAS337C – FEBRUARY 1993 – REVISED OCTOBER 1998  
Low Output Skew for Clock-Distribution  
and Clock-Generation Applications  
Application for Synchronous DRAM,  
High-Speed Microprocessor  
Operates at 3.3-V V  
TTL-Compatible Inputs and Outputs  
CC  
Distributes One Clock Input to Twelve  
Outputs  
Outputs Have Internal 26-Series  
Resistors to Dampen Transmission-Line  
Effects  
Two Select Inputs Configure Up to Nine  
Outputs to Operate at One-Half or Double  
the Input Frequency  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
No External RC Network Required  
Distributed V  
Switching Noise  
and Ground Pins Reduce  
CC  
External Feedback (FBIN) Synchronizes the  
Outputs to the Clock Input  
Packaged in 52-Pin Thin Quad Flat Package  
PAH PACKAGE  
(TOP VIEW)  
52 51 50 49 48 47 46 45 44 43 42 41 40  
39  
GND  
1Y1  
V
4Y3  
GND  
V
4Y2  
GND  
V
4Y1  
GND  
GND  
V
3Y3  
GND  
1
CC  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
2
V
3
CC  
GND  
1Y2  
4
CC  
5
V
6
CC  
GND  
1Y3  
7
CC  
8
V
9
CC  
GND  
GND  
2Y1  
10  
11  
12  
13  
CC  
V
CC  
14 15 16 17 18 19 20 21 22 23 24 25 26  
NC – No internal connection  
description  
The CDC2586 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to  
precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is  
specifically designed for use with popular microprocessors operating at speeds from 50 MHz to 100 MHz or  
down to 25 MHz on outputs configured for half-frequency operation. Each output has an internal 26-series  
resistor that improves the signal integrity at the load. The CDC2586 operates at nominal 3.3-V V  
.
CC  
The feedback input (FBIN) synchronizes the output clocks in frequency and phase to CLKIN. One of the twelve  
output clocks must be fed back to FBIN for the PLL to maintain synchronization between CLKIN and the outputs.  
The output used as feedback is synchronized to the same frequency as CLKIN.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙΒ is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与CDC2586相关器件

型号 品牌 获取价格 描述 数据表
CDC2586PAH TI

获取价格

3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC2586PAHR TI

获取价格

3.3V PLL CLock Driver with 1/2x, 1x and 2x Frequency Options 52-TQFP
CDC2586PAHRG4 TI

获取价格

3.3V PLL CLock Driver with 1/2x, 1x and 2x Frequency Options 52-TQFP
CDC2586PBG ETC

获取价格

Twelve Distributed-Output Clock Driver
CDC2587DGGR ETC

获取价格

Sixteen Distributed-Output Clock Driver
CDC-25PF HRS

获取价格

CD CRIMP TYPE CONNECTOR
CDC-25SF HRS

获取价格

CD CRIMP TYPE CONNECTOR
CDC3.0 LITTELFUSE

获取价格

Zener Diode, 3V V(Z), 10%, 1.5W,
CDC30 LITTELFUSE

获取价格

Zener Diode, 30V V(Z), 10%, 1.5W,
CDC303 TI

获取价格

OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER