5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 时钟驱动器> CDC318DLR
CDC318DLR PDF预览

CDC318DLR

更新时间： 2024-11-18 03:57:03
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
13页 198K
描述
1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE

阅读下载

中文翻译

获取价格

CDC318DLR 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：PLASTIC, SSOP-48针数：48
Reach Compliance Code：not_compliantHTS代码：8542.39.00.01
Factory Lead Time：1 week风险等级：5.3
Is Samacsys：N系列：318
输入调节：STANDARDJESD-30 代码：R-PDSO-G48
长度：15.875 mm逻辑集成电路类型：LOW SKEW CLOCK DRIVER
最大I（ol）：0.006 A功能数量：1
反相输出次数：端子数量：48
实输出次数：18最高工作温度：70 °C
最低工作温度：输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP48,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 VProp。Delay @ Nom-Sup：4.5 ns
传播延迟（tpd）：4.5 ns认证状态：Not Qualified
Same Edge Skew-Max（tskwd）：0.25 ns座面最大高度：2.79 mm
子类别：Clock Drivers最大供电电压 (Vsup)：3.465 V
最小供电电压 (Vsup)：3.135 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：COMMERCIAL端子形式：GULL WING
端子节距：0.635 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.49 mm
Base Number Matches：1

CDC318DLR 数据手册

 浏览型号CDC318DLR的Datasheet PDF文件第2页浏览型号CDC318DLR的Datasheet PDF文件第3页浏览型号CDC318DLR的Datasheet PDF文件第4页浏览型号CDC318DLR的Datasheet PDF文件第5页浏览型号CDC318DLR的Datasheet PDF文件第6页浏览型号CDC318DLR的Datasheet PDF文件第7页 
CDC318  
1-LINE TO 18-LINE CLOCK DRIVER  
2
WITH I C CONTROL INTERFACE  
SCAS587B – JANUARY 1997 – REVISED MARCH 1998  
DL PACKAGE  
(TOP VIEW)  
High-Speed, Low-Skew 1-to-18 Clock Buffer  
for Synchronous DRAM (SDRAM) Clock  
Buffering Applications  
1
2
3
4
5
6
7
8
9
48  
47  
46  
NC  
NC  
NC  
NC  
Output Skew, t  
, Less Than 250 ps  
sk(o)  
Pulse Skew, t  
, Less Than 650 ps  
sk(p)  
V
V
CC  
CC  
Supports up to Four Unbuffered SDRAM  
Dual Inline Memory Modules (DIMMs)  
1Y0  
1Y1  
GND  
45 4Y3  
44 4Y2  
43 GND  
2
I C Serial Interface Provides Individual  
Enable Control for Each Output  
V
42  
V
CC  
CC  
1Y2  
1Y3  
41 4Y1  
40 4Y0  
39 GND  
38 OE  
Operates at 3.3 V  
Distributed V  
Switching Noise  
and Ground Pins Reduce  
CC  
GND 10  
A
11  
12  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015  
V
37  
V
CC  
CC  
2Y0 13  
36 3Y3  
Packaged in 48-Pin Shrink Small Outline  
(DL) Package  
2Y1  
GND  
3Y2  
GND  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
V
V
CC  
CC  
description  
2Y2  
2Y3  
GND  
3Y1  
3Y0  
GND  
The CDC318 is a high-performance clock buffer  
that distributes one input (A) to 18 outputs (Y) with  
minimum skew for clock distribution. TheCDC318  
operates from a 3.3-V power supply, and is  
characterized for operation from 0°C to 70°C.  
V
V
CC  
CC  
5Y0  
GND  
5Y1  
GND  
GND  
SCLOCK  
V
CC  
The device provides  
2
a
standard mode  
SDATA  
(100K-bits/s) I C serial interface for device  
control. Theimplementationisasaslave/receiver.  
NC – No internal connection  
2
The device address is specified in the I C device  
address table. Both of the I C inputs (SDATA and  
2
SCLOCK) provide integrated pullup resistors  
(typically 140 kΩ) and are 5-V tolerant.  
2
Three 8-bit I C registers provide individual enable control for each of the outputs. All outputs default to enabled  
at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit  
is written to the control register. The registers are write only and must be accessed in sequential order (i.e.,  
random access of the registers is not supported).  
The CDC318 provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a  
high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state.  
When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Intel is a trademark of Intel Corporation  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...13

中文翻译

下载PDF

CDC318DLR 替代型号

型号 品牌 替代类型 描述 数据表
CDC318ADLR TI

功能相似

 具有 I2C 控制接口的 1 线路至 18 线路时钟驱动器 | DL | 48 | 0 t
CDC318ADL TI

功能相似

 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE

与CDC318DLR相关器件

型号 品牌 获取价格 描述 数据表
CDC319 TI

获取价格

 		1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE
CDC319DB TI

获取价格

 		1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE
CDC319DBG4 TI

获取价格

 		1-Line to 10-Line Clock Driver with I<sup>2</sup>C Control Interface 28-SSOP 0
CDC319DBLE ETC

获取价格

 		Ten Distributed-Output Clock Driver
CDC319DBR TI

获取价格

 		1Line to 10Line Clock Driver
CDC3205G-A TDK

获取价格

 		Microcontroller,
CDC3205G-B TDK

获取价格

 		Microcontroller, 32-Bit, ARM7 CPU, 50MHz, CMOS, CPGA257,
CDC3207G MICRONAS

获取价格

 		CDC 3207G ARM7-Based Car Dashboard Controller
CDC3207G-B TDK

获取价格

 		Microcontroller, 32-Bit, FLASH, ARM7 CPU, 50MHz, CMOS, PQFP128
CDC3207G-CQK TDK

获取价格

 		Microcontroller, 32-Bit, 50MHz, CMOS, PQFP128, PLASTIC, QFP-128

与CDC318DLR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证