5秒后页面跳转
捷配首页

Datasheet > CDC319DBR
CDC319DBR PDF预览

CDC319DBR

更新时间： 2024-11-19 02:58:39
品牌 Logo 应用领域
德州仪器 - TI 驱动信息通信管理光电二极管逻辑集成电路
页数 文件大小 规格书
11页 170K
描述
1Line to 10Line Clock Driver

阅读下载

中文翻译

获取价格

CDC319DBR 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：SSOP
包装说明：GREEN, PLASTIC, SSOP-28针数：28
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：1.18Is Samacsys：N
系列：319输入调节：STANDARD
JESD-30 代码：R-PDSO-G28JESD-609代码：e4
长度：10.2 mm负载电容（CL）：400 pF
逻辑集成电路类型：LOW SKEW CLOCK DRIVER最大I（ol）：0.006 A
湿度敏感等级：1功能数量：1
反相输出次数：端子数量：28
实输出次数：10最高工作温度：70 °C
最低工作温度：输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP28,.3封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH包装方法：TR
峰值回流温度（摄氏度）：260电源：3.3 V
最大电源电流（ICC）：0.5 mAProp。Delay @ Nom-Sup：150 ns
传播延迟（tpd）：3.6 ns认证状态：Not Qualified
Same Edge Skew-Max（tskwd）：0.25 ns座面最大高度：2 mm
子类别：Clock Driver最大供电电压 (Vsup)：3.465 V
最小供电电压 (Vsup)：3.135 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：COMMERCIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：5.3 mm最小 fmax：100 MHz
Base Number Matches：1

CDC319DBR 数据手册

 浏览型号CDC319DBR的Datasheet PDF文件第2页浏览型号CDC319DBR的Datasheet PDF文件第3页浏览型号CDC319DBR的Datasheet PDF文件第4页浏览型号CDC319DBR的Datasheet PDF文件第5页浏览型号CDC319DBR的Datasheet PDF文件第6页浏览型号CDC319DBR的Datasheet PDF文件第7页 
CDC319  
1-LINE TO 10-LINE CLOCK DRIVER  
2
WITH I C CONTROL INTERFACE  
SCAS590 – DECEMBER 1997  
DB PACKAGE  
(TOP VIEW)  
High-Speed, Low-Skew 1-to-10 Clock Buffer  
for SDRAM (Synchronous DRAM) Clock  
Buffering Applications  
1
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
V
1Y0  
1Y1  
GND  
V
1Y2  
1Y3  
GND  
A
V
CC  
CC  
Output Skew, t  
, Less Than 250 ps  
2
sk(o)  
2Y3  
2Y2  
GND  
3
Pulse Skew, t  
, Less Than 500 ps  
sk(p)  
4
Supports up to Two Unbuffered SDRAM  
DIMMs (Dual Inline Memory Modules)  
5
V
CC  
CC  
6
2Y1  
2Y0  
GND  
OE  
2
I C Serial Interface Provides Individual  
7
Enable Control for Each Output  
8
9
Operates at 3.3 V  
10  
11  
12  
13  
14  
V
3Y0  
GND  
V
V
CC  
CC  
Distributed V  
Switching Noise  
and Ground Pins Reduce  
CC  
3Y1  
GND  
GND  
SCLOCK  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015  
CC  
SDATA  
Packaged in 28-Pin Shrink Small Outline  
(DB) Package  
description  
The CDC319 is a high-performance clock buffer that distributes one input (A) to 10 outputs (Y) with minimum  
skew for clock distribution. The CDC319 operates from a 3.3-V power supply, and is characterized for operation  
from 0°C to 70°C.  
2
The device provides a standard mode (100K-bits/s) I C serial interface for device control. The implementation  
2
2
is as a slave/receiver. The device address is specified in the I C device address table. Both of the I C inputs  
(SDATA and SCLOCK) provide integrated pullup resistors (typically 140 kΩ) and are 5-V tolerant.  
2
Three 8-bit I C registers provide individual enable control for each of the outputs. All outputs default to enabled  
at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit  
is written to the control register. The registers are write only and must be accessed in sequential order (i.e.,  
random access of the registers is not supported).  
The CDC319 provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a  
high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state.  
When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Intel is a trademark of Intel Corporation  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...11

中文翻译

下载PDF

CDC319DBR 替代型号

型号 品牌 替代类型 描述 数据表
CDC319DBG4 TI

完全替代

 1-Line to 10-Line Clock Driver with I<sup>2</sup>C Control Interface 28-SSOP 0
CDC319DB TI

完全替代

 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE

与CDC319DBR相关器件

型号 品牌 获取价格 描述 数据表
CDC3205G-A TDK

获取价格

 		Microcontroller,
CDC3205G-B TDK

获取价格

 		Microcontroller, 32-Bit, ARM7 CPU, 50MHz, CMOS, CPGA257,
CDC3207G MICRONAS

获取价格

 		CDC 3207G ARM7-Based Car Dashboard Controller
CDC3207G-B TDK

获取价格

 		Microcontroller, 32-Bit, FLASH, ARM7 CPU, 50MHz, CMOS, PQFP128
CDC3207G-CQK TDK

获取价格

 		Microcontroller, 32-Bit, 50MHz, CMOS, PQFP128, PLASTIC, QFP-128
CDC3217G MICRONAS

获取价格

 		CDC 3217G ARM7-Based Car Dashboard Controller
CDC3231G MICRONAS

获取价格

 		CDC 3231G ARM7-Based Car Dashboard Controller
CDC3231G-C TDK

获取价格

 		Microcontroller, 32-Bit, MROM, ARM7 CPU, 50MHz, PQFP128,
CDC3231G-CQK TDK

获取价格

 		RISC Microcontroller, 32-Bit, MROM, 50MHz, CMOS, PQFP128, 14 X 20 MM, 2.70 MM HEIGHT, 0.50
CDC3244DBLE TI

获取价格

 		IC,BUFFER/DRIVER,DUAL,4-BIT,BICMOS-TTL,SSOP,20PIN,PLASTIC

与CDC319DBR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证