5秒后页面跳转
CDC318ADL PDF预览

CDC318ADL

更新时间: 2024-11-05 22:36:07
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器
页数 文件大小 规格书
12页 184K
描述
1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE

CDC318ADL 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SSOP
包装说明:SSOP, SSOP48,.4针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.98系列:318
输入调节:STANDARDJESD-30 代码:R-PDSO-G48
JESD-609代码:e4长度:15.88 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.024 A
湿度敏感等级:2功能数量:1
反相输出次数:端子数量:48
实输出次数:18最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP48,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH包装方法:TUBE
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):0.5 mAProp。Delay @ Nom-Sup:4.5 ns
传播延迟(tpd):4.5 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.25 ns座面最大高度:2.79 mm
子类别:Clock Driver最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:COMMERCIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.49 mm最小 fmax:100 MHz
Base Number Matches:1

CDC318ADL 数据手册

 浏览型号CDC318ADL的Datasheet PDF文件第2页浏览型号CDC318ADL的Datasheet PDF文件第3页浏览型号CDC318ADL的Datasheet PDF文件第4页浏览型号CDC318ADL的Datasheet PDF文件第5页浏览型号CDC318ADL的Datasheet PDF文件第6页浏览型号CDC318ADL的Datasheet PDF文件第7页 
CDC318A  
1-LINE TO 18-LINE CLOCK DRIVER  
2
WITH I C CONTROL INTERFACE  
SCAS614 – SEPTEMBER 1998  
DL PACKAGE  
(TOP VIEW)  
High-Speed, Low-Skew 1-to-18 Clock Buffer  
for Synchronous DRAM (SDRAM) Clock  
Buffering Applications  
1
2
3
4
5
6
7
8
9
48  
47  
46  
NC  
NC  
NC  
NC  
Output Skew, t  
, Less Than 250 ps  
sk(o)  
Pulse Skew, t  
, Less Than 500 ps  
sk(p)  
V
V
CC  
CC  
Supports up to Four Unbuffered SDRAM  
Dual Inline Memory Modules (DIMMs)  
1Y0  
1Y1  
GND  
45 4Y3  
44 4Y2  
43 GND  
2
I C Serial Interface Provides Individual  
Enable Control for Each Output  
V
42  
V
CC  
CC  
1Y2  
1Y3  
41 4Y1  
40 4Y0  
39 GND  
38 OE  
Operates at 3.3 V  
Distributed V  
Switching Noise  
and Ground Pins Reduce  
CC  
GND 10  
A
11  
12  
100-MHz Operation  
V
V
37  
36 3Y3  
CC  
CC  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015  
2Y0 13  
2Y1  
GND  
3Y2  
GND  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
Packaged in 48-Pin Shrink Small Outline  
(DL) Package  
V
V
CC  
CC  
2Y2  
2Y3  
GND  
3Y1  
3Y0  
GND  
description  
The CDC318A is a high-performance clock buffer  
designed to distribute high-speed clocks in PC  
applications. This device distributes one input (A)  
to 18 outputs (Y) with minimum skew for clock  
distribution. The CDC318A operates from a 3.3-V  
power supply. It is characterized for operation  
from 0°C to 70°C.  
V
V
CC  
CC  
5Y0  
GND  
5Y1  
GND  
GND  
SCLOCK  
V
CC  
SDATA  
NC – No internal connection  
This device has been designed with consideration  
foroptimizedEMIperformance. Dependingonthe  
application layout, damping resistors in series to  
the clock outputs (like proposed in the PC100  
specification) may not be needed in most cases.  
2
The device provides a standard mode (100K-bits/s) I C serial interface for device control. The implementation  
2
2
is as a slave/receiver. The device address is specified in the I C device address table. Both of the I C inputs  
(SDATA and SCLOCK) are 5-V tolerant and provide integrated pullup resistors (typically 140 k).  
2
Three 8-bit I C registers provide individual enable control for each of the outputs. All outputs default to enabled  
at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit  
is written to the control register. The registers are write only and must be accessed in sequential order (i.e.,  
random access of the registers is not supported).  
The CDC318A provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a  
high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state.  
When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Intel is a trademark of Intel Corporation  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

CDC318ADL 替代型号

型号 品牌 替代类型 描述 数据表
CDC318ADLRG4 TI

完全替代

具有 I2C 控制接口的 1 线路至 18 线路时钟驱动器 | DL | 48 | 0 t
CDC318ADLG4 TI

完全替代

具有 I2C 控制接口的 1 线路至 18 线路时钟驱动器 | DL | 48 | 0 t
CDC318ADLR TI

完全替代

具有 I2C 控制接口的 1 线路至 18 线路时钟驱动器 | DL | 48 | 0 t

与CDC318ADL相关器件

型号 品牌 获取价格 描述 数据表
CDC318ADLG4 TI

获取价格

具有 I2C 控制接口的 1 线路至 18 线路时钟驱动器 | DL | 48 | 0 t
CDC318ADLR TI

获取价格

具有 I2C 控制接口的 1 线路至 18 线路时钟驱动器 | DL | 48 | 0 t
CDC318ADLRG4 TI

获取价格

具有 I2C 控制接口的 1 线路至 18 线路时钟驱动器 | DL | 48 | 0 t
CDC318DL TI

获取价格

1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE
CDC318DLR TI

获取价格

1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE
CDC319 TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE
CDC319DB TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE
CDC319DBG4 TI

获取价格

1-Line to 10-Line Clock Driver with I<sup>2</sup>C Control Interface 28-SSOP 0
CDC319DBLE ETC

获取价格

Ten Distributed-Output Clock Driver
CDC319DBR TI

获取价格

1Line to 10Line Clock Driver