CDC2510CPWR

更新时间： 2024-11-04 23:41:35

品牌	Logo	应用领域
德州仪器 - TI		时钟驱动器输出元件
页数	文件大小	规格书
12页	182K
描述
TEN DISTRIBUTED-OUTPUT CLOCK DRIVER\|TSSOP\|24PIN\|PLASTIC

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CDC2510CPWR 数据手册

CDC2510C

3.3-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS621 – DECEMBER 1998

PW PACKAGE

(TOP VIEW)

Designed to Meet PC SDRAM Registered

DIMM Design Support Document Rev. 1.2

Spread Spectrum Clock Compatible

AGND

CLK

Operating Frequency 25 MHz to 125 MHz

Static tPhase Error Distribution at 66 MHz

to 100 MHz is ±150 ps

1Y0

1Y1

1Y2

GND

1Y3

1Y9

1Y8

GND

1Y7

1Y6

Drop-In Replacement for TI CDC2510A With

Enhanced Performance

Jitter (cyc – cyc) at 66 MHz to 100 MHz is

|100 ps|

1Y4

Available in Plastic 24-Pin TSSOP

15 1Y5

Phase-Lock Loop Clock Distribution for

Synchronous DRAM Applications

FBOUT

FBIN

Distributes One Clock Input to One Bank of

Ten Outputs

External Feedback (FBIN) Terminal Is Used

to Synchronize the Outputs to the Clock

Input

On-Chip Series Damping Resistors

No External RC Network Required

Operates at 3.3 V

description

The CDC2510C is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL

to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.

It is specifically designed for use with synchronous DRAMs. The CDC2510C operates at V

provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

= 3.3 V . It also

One bank of ten outputs provides ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted

to 50 percent, independent of the duty cycle at CLK. All outputs can be enabled or disabled via a single output

enable input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input

is low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2510C does not require external RC networks. The loop filter

for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2510C requires a stabilization time to achieve phase lock of the

feedback signal to the reference signal. This stabilization time is required, following power up and application

of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback

signals. The PLL can be bypassed for test purposes by strapping AV

to ground.

The CDC2510C is characterized for operation from 0°C to 85°C.

For application information refer to application reports High Speed Distribution Design Techniques for

CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread

Spectrum Clocking (SSC) (literature number SCAA039).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...12

中文翻译

下载PDF

CDC2510CPWR 替代型号

型号	品牌	替代类型	描述	数据表
CDC2510CPWG4	TI	完全替代	3.3-V Phase-Lock Loop Clock Driver 24-TSSOP
CDC2510CPWRG4	TI	完全替代	3.3-V Phase-Lock Loop Clock Driver 24-TSSOP
CDC2510CPW	TI	完全替代	3.3-V PHASE-LOCK LOOP CLOCK DRIVER

与CDC2510CPWR相关器件

型号	品牌	获取价格	描述	数据表
CDC2510CPWRG4	TI	获取价格	3.3-V Phase-Lock Loop Clock Driver 24-TSSOP
CDC2510PW	TI	获取价格	3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2510PWLE	ETC	获取价格	Ten Distributed-Output Clock Driver
CDC2510PWR	TI	获取价格	3.3-V Phase-Lock Loop Clock Driver 24-TSSOP
CDC2510PWRG4	TI	获取价格	3.3-V Phase-Lock Loop Clock Driver 24-TSSOP
CDC2516	TI	获取价格	3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2516DGG	TI	获取价格	3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2516DGGR	TI	获取价格	3.3V Phase- Lock Loop Clock Driver
CDC2536	TI	获取价格	3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC2536DB	TI	获取价格	3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

与CDC2510CPWR相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

CDC2510CPWR

CDC2510CPWR 数据手册

CDC2510CPWR 替代型号

与CDC2510CPWR相关器件

与CDC2510CPWR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CDC2510CPWR

CDC2510CPWR 数据手册

CDC2510CPWR 替代型号

与CDC2510CPWR相关器件

与CDC2510CPWR相关文章

您还可以找

您在本页遇到什么问题？