5秒后页面跳转
74LVT125BQ PDF预览

74LVT125BQ

更新时间: 2024-09-16 11:10:51
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
13页 238K
描述
3.3 V quad buffer; 3-stateProduction

74LVT125BQ 数据手册

 浏览型号74LVT125BQ的Datasheet PDF文件第2页浏览型号74LVT125BQ的Datasheet PDF文件第3页浏览型号74LVT125BQ的Datasheet PDF文件第4页浏览型号74LVT125BQ的Datasheet PDF文件第5页浏览型号74LVT125BQ的Datasheet PDF文件第6页浏览型号74LVT125BQ的Datasheet PDF文件第7页 
74LVT125; 74LVTH125  
3.3 V quad buffer; 3-state  
Rev. 8 — 18 August 2021  
Product data sheet  
1. General description  
The 74LVT125; 74LVTH125 is a quad buffer/line driver with 3-state outputs controlled by the output  
enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state.  
Bus hold data inputs eliminate the need for external pull-up resistors to define unused inputs. This  
device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables  
the output, preventing the potentially damaging backflow current through the device when it is  
powered down.  
2. Features and benefits  
Quad bus interface  
3-state buffers  
Wide supply voltage range from 2.7 to 3.6 V  
BiCMOS high speed and output drive  
Output capability: +64 mA and -32 mA  
Direct interface with TTL levels  
Overvoltage tolerant inputs to 5.5 V  
Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs  
Live insertion and extraction permitted  
No bus current loading when output is tied to 5 V bus  
Power-up 3-state  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance exceeds 500 mA per JESD 78 Class II Level B  
Complies with JEDEC standard JESD8C (2.7 V to 3.6 V)  
ESD protection:  
HBM EIA/JESD22-A114-A exceeds 2000V  
MM EIA/JESD22-A115-A exceeds 200V  
Specified from -40 °C to 85 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVT125D  
-40 °C to +85 °C  
-40 °C to +85 °C  
-40 °C to +85 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74LVTH125D  
74LVT125PW  
74LVTH125PW  
74LVT125BQ  
74LVTH125BQ  
TSSOP14  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
SOT402-1  
SOT762-1  
DHVQFN14 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 14 terminals;  
body 2.5 × 3 × 0.85 mm  
 
 
 

与74LVT125BQ相关器件

型号 品牌 获取价格 描述 数据表
74LVT125BQ,115 NXP

获取价格

74LVT(H)125 - 3.3 V quad buffer; 3-state QFN 14-Pin
74LVT125BQ,699 NXP

获取价格

74LVT(H)125 - 3.3 V quad buffer; 3-state QFN 14-Pin
74LVT125D NXP

获取价格

3.3 V quad buffer; 3-state
74LVT125D NEXPERIA

获取价格

3.3 V quad buffer; 3-stateProduction
74LVT125D,118 NXP

获取价格

74LVT(H)125 - 3.3 V quad buffer; 3-state SOIC 14-Pin
74LVT125DB NXP

获取价格

3.3 V quad buffer; 3-state
74LVT125DB,112 NXP

获取价格

74LVT(H)125 - 3.3 V quad buffer; 3-state SSOP1 14-Pin
74LVT125DB,118 NXP

获取价格

74LVT(H)125 - 3.3 V quad buffer; 3-state SSOP1 14-Pin
74LVT125DB-T ETC

获取价格

4-Bit Buffer/Driver
74LVT125D-T NXP

获取价格

3.3 V quad buffer 3-state