5秒后页面跳转
74LVT125PW PDF预览

74LVT125PW

更新时间: 2024-09-15 22:36:43
品牌 Logo 应用领域
恩智浦 - NXP 总线驱动器总线收发器逻辑集成电路光电二极管信息通信管理PC
页数 文件大小 规格书
15页 92K
描述
3.3 V quad buffer; 3-state

74LVT125PW 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Transferred零件包装代码:TSSOP
包装说明:4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.03Is Samacsys:N
控制类型:ENABLE LOW系列:LVT
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.064 A
湿度敏感等级:1位数:1
功能数量:4端口数量:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):7 mAProp。Delay @ Nom-Sup:4 ns
传播延迟(tpd):4.9 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

74LVT125PW 数据手册

 浏览型号74LVT125PW的Datasheet PDF文件第2页浏览型号74LVT125PW的Datasheet PDF文件第3页浏览型号74LVT125PW的Datasheet PDF文件第4页浏览型号74LVT125PW的Datasheet PDF文件第5页浏览型号74LVT125PW的Datasheet PDF文件第6页浏览型号74LVT125PW的Datasheet PDF文件第7页 
74LVT125  
3.3 V quad buffer; 3-state  
Rev. 05 — 10 February 2005  
Product data sheet  
1. General description  
The LVT125 is a high-performance BiCMOS product designed for VCC operation at 3.3 V.  
This device combines low static and dynamic power dissipation with high speed and high  
output drive. The 74LVT125 device is a quad buffer that is ideal for driving bus lines. The  
device features four output enable inputs (1OE, 2OE, 3OE and 4OE), each controlling one  
of the 3-state outputs.  
2. Features  
Quad bus interface  
3-state buffers  
Output capability: +64 mA and 32 mA  
TTL input and output switching levels  
Input and output interface capability to systems at 5 V supply  
Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused  
inputs  
Live insertion and extraction permitted  
No bus current loading when output is tied to 5 V bus  
Power-up 3-state  
Latch-up protection:  
JESD78: exceeds 500 mA  
ESD protection:  
MIL STD 883 method 3015: exceeds 2000 V  
Machine model: exceeds 200 V  
3. Quick reference data  
Table 1:  
Quick reference data  
GND = 0 V; Tamb = 25 °C.  
Symbol Parameter  
Conditions  
Min  
Typ  
2.7  
2.9  
4
Max Unit  
tPLH  
tPHL  
CI  
propagation delay nA to nY CL = 50 pF; VCC = 3.3 V  
propagation delay nA to nY CL = 50 pF; VCC = 3.3 V  
-
-
-
-
-
-
-
-
ns  
ns  
pF  
pF  
input capacitance  
output capacitance  
VI = 0 V or 3.0 V  
CO  
outputs disabled;  
VO = 0 V or 3.0 V  
8
ICC  
quiescent supply current  
outputs disabled;  
-
0.13  
-
mA  
VCC = 3.6 V  

74LVT125PW 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVT125PWR TI

功能相似

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SN74LVTH125PWR TI

功能相似

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SN74LVTH125PW TI

功能相似

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

与74LVT125PW相关器件

型号 品牌 获取价格 描述 数据表
74LVT125PW,112 NXP

获取价格

74LVT(H)125 - 3.3 V quad buffer; 3-state TSSOP 14-Pin
74LVT125PW,118 NXP

获取价格

74LVT(H)125 - 3.3 V quad buffer; 3-state TSSOP 14-Pin
74LVT125PWDH NXP

获取价格

3.3V Quad buffer 3-State
74LVT125PWDH-T NXP

获取价格

IC LVT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, Bus Driver/Transceiver
74LVT125PW-T ETC

获取价格

4-Bit Buffer/Driver
74LVT125SJ TI

获取价格

LVT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 0.300 INCH, EIAJ TYPE2, PLASTIC, SOIC-
74LVT125SJ FAIRCHILD

获取价格

Bus Driver, 1-Func, 4-Bit, True Output, BICMOS, PDSO14,
74LVT125SJX TI

获取价格

LVT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 0.300 INCH, EIAJ TYPE2, PLASTIC, SOIC-
74LVT126 NXP

获取价格

3.3V Quad buffer 3-State
74LVT126_1 NXP

获取价格

3.3 V quad buffer; 3-state