5秒后页面跳转
74GTL16923DGGRG4 PDF预览

74GTL16923DGGRG4

更新时间: 2024-09-09 21:11:15
品牌 Logo 应用领域
德州仪器 - TI 信息通信管理光电二极管输出元件逻辑集成电路触发器电视
页数 文件大小 规格书
11页 129K
描述
GTL/TVC SERIES, DUAL 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO64, GREEN, PLASTIC, TSSOP-64

74GTL16923DGGRG4 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP64,.32,20针数:64
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.84控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:GTL/TVC
JESD-30 代码:R-PDSO-G64JESD-609代码:e4
长度:17 mm逻辑集成电路类型:REGISTERED BUS TRANSCEIVER
最大I(ol):0.05 A湿度敏感等级:1
位数:9功能数量:2
端口数量:2端子数量:64
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP64,.32,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V最大电源电流(ICC):60 mA
Prop。Delay @ Nom-Sup:6.3 ns传播延迟(tpd):6.3 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.45 V
最小供电电压 (Vsup):3.15 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:GTL/P & LVTTL触发器类型:POSITIVE EDGE
宽度:6.1 mmBase Number Matches:1

74GTL16923DGGRG4 数据手册

 浏览型号74GTL16923DGGRG4的Datasheet PDF文件第2页浏览型号74GTL16923DGGRG4的Datasheet PDF文件第3页浏览型号74GTL16923DGGRG4的Datasheet PDF文件第4页浏览型号74GTL16923DGGRG4的Datasheet PDF文件第5页浏览型号74GTL16923DGGRG4的Datasheet PDF文件第6页浏览型号74GTL16923DGGRG4的Datasheet PDF文件第7页 
SN74GTL16923  
18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER  
www.ti.com  
SCBS674GAUGUST 1996REVISED APRIL 2005  
FEATURES  
DGG PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments Widebus™  
Family  
CEAB  
1A1  
CLKAB  
1OEAB  
1
2
3
4
5
6
7
8
9
64  
63  
OEC™ Circuitry Improves Signal Integrity and  
Reduces Electromagnetic Interference  
GND  
1A2  
62 1OEBA  
D-Type Flip-Flops With Qualified Storage  
Enable  
1B1  
GND  
1B2  
1B3  
61  
60  
59  
58  
57  
1A3  
Translates Between GTL/GTL+ Signal Levels  
and LVTTL Logic Levels  
GND  
V
CC  
Supports Mixed-Mode Signal Operation on All  
Ports (5-V Input/Output Voltages With  
1A4  
V
CC  
GND  
56 1B4  
55 1B5  
3.3-V VCC  
)
1A5 10  
Ioff Supports Partial-Power-Down Mode  
Operation  
1A6  
GND  
1A7  
1B6  
GND  
1B7  
11  
12  
13  
54  
53  
52  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors on  
A Port  
1A8 14  
GND 15  
1A9 16  
2A1 17  
51 1B8  
50 GND  
49 1B9  
48 2B1  
Distributed VCC and GND Pins Minimize  
High-Speed Switching Noise  
GND  
GND  
18  
47  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
2A2 19  
2A3 20  
GND 21  
2A4 22  
2A5 23  
GND 24  
2A6 25  
46 2B2  
45 2B3  
44 GND  
43 2B4  
42 2B5  
41 2B6  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
40  
V
REF  
DESCRIPTION/ORDERING INFORMATION  
V
26  
39 2B7  
38 2B8  
37 GND  
36 2B9  
CC  
GND 27  
2A7 28  
2A8 29  
The SN74GTL16923 is an 18-bit registered bus  
transceiver that provides LVTTL-to-GTL/GTL+ and  
GTL/GTL+-to-LVTTL signal-level translation. This  
device is partitioned as two 9-bit transceivers with  
individual output-enable controls and contains D-type  
flip-flops for temporary storage of data flowing in  
either direction. This device provides an interface  
between cards operating at LVTTL logic levels and a  
backplane operating at GTL/GTL+ signal levels.  
Higher-speed operation is a direct result of the  
reduced output swing (<1 V), reduced input threshold  
levels, and OEC™ circuitry.  
30  
31  
35  
34  
GND  
2A9  
CEBA 32  
2OEBA  
2OEAB  
33 CLKBA  
<br/>  
The user has the flexibility of using this device at either GTL (VTT = 1.2 V and VREF = 0.8 V) or the preferred  
higher noise margin GTL+ (VTT = 1.5 V and VREF = 1 V) signal levels. GTL+ is the Texas Instruments derivative  
of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or  
GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels. All inputs can be  
driven from either 3.3-V or 5-V devices, which allows use in a mixed 3.3-V/5-V system environment. VREF is the  
reference input voltage for the B port.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, OEC are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1996–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与74GTL16923DGGRG4相关器件

型号 品牌 获取价格 描述 数据表
74GTL2005 SGMICRO

获取价格

Quad GTL/GTL+ to LVTTL/TTL Bidirectional Non-Latched Translator
74GTLP1395DGVRE4 TI

获取价格

TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDB
74GTLP1395DGVRG4 TI

获取价格

Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable
74GTLP2033DGGRE4 TI

获取价格

8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
74GTLP2033DGGRG4 TI

获取价格

GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-
74GTLP2033DGVRE4 TI

获取价格

8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
74GTLP2033DGVRG4 TI

获取价格

IC GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TVS
74GTLP2034DGGRE4 TI

获取价格

8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
74GTLP2034DGVRE4 TI

获取价格

8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
74GTLP22033DGGRE4 TI

获取价格

8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND