5秒后页面跳转
捷配首页

Datasheet > 74GTLPH16912VRE4
74GTLPH16912VRE4 PDF预览

74GTLPH16912VRE4

更新时间： 2024-09-09 21:14:31
品牌 Logo 应用领域
德州仪器 - TI 信息通信管理光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
17页 475K
描述
GTLP SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56

阅读下载

中文翻译

获取价格

74GTLPH16912VRE4 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：TSSOP, TSSOP56,.25,16
针数：56Reach Compliance Code：unknown
风险等级：5.84控制类型：INDEPENDENT CONTROL
计数方向：BIDIRECTIONAL系列：GTLP
JESD-30 代码：R-PDSO-G56长度：11.3 mm
逻辑集成电路类型：REGISTERED BUS TRANSCEIVER最大I（ol）：0.05 A
位数：18功能数量：1
端口数量：2端子数量：56
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP56,.25,16封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3 V
最大电源电流（ICC）：50 mA传播延迟（tpd）：6.5 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：3.45 V
最小供电电压 (Vsup)：3.15 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.4 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：GTL/P & LVTTL
触发器类型：POSITIVE EDGE宽度：4.4 mm
Base Number Matches：1

74GTLPH16912VRE4 数据手册

 浏览型号74GTLPH16912VRE4的Datasheet PDF文件第2页浏览型号74GTLPH16912VRE4的Datasheet PDF文件第3页浏览型号74GTLPH16912VRE4的Datasheet PDF文件第4页浏览型号74GTLPH16912VRE4的Datasheet PDF文件第5页浏览型号74GTLPH16912VRE4的Datasheet PDF文件第6页浏览型号74GTLPH16912VRE4的Datasheet PDF文件第7页 
SN74GTLPH16912  
18-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER  
www.ti.com  
SCES288C–OCTOBER 1999–REVISED JUNE 2005  
FEATURES  
DGG OR DGV PACKAGE  
•
Member of the Texas Instruments Widebus™  
(TOP VIEW)  
Family  
OEAB  
LEAB  
A1  
GND  
A2  
CEAB  
CLKAB  
1
2
3
4
5
6
7
8
9
56  
55  
•
UBT™ Transceiver Combines D-Type Latches  
and D-Type Flip-Flops for Operation in  
Transparent, Latched, Clocked, and  
Clock-Enabled Modes  
54 B1  
GND  
B2  
B3  
BIAS V  
53  
52  
51  
50  
•
•
•
TI-OPC™ Circuitry Limits Ringing on  
Unevenly Loaded Backplanes  
A3  
V
CC  
CC  
OEC™ Circuitry Improves Signal Integrity and  
Reduces Electromagnetic Interference  
A4  
A5  
A6 10  
GND  
A7  
A8  
49 B4  
48 B5  
47 B6  
Bidirectional Interface Between GTLP Signal  
Levels and LVTTL Logic Levels  
GND  
B7  
B8  
11  
12  
13  
46  
45  
44  
•
•
•
•
LVTTL Interfaces Are 5-V Tolerant  
Medium-Drive GTLP Outputs (50 mA)  
LVTTL Outputs (–24 mA/24 mA)  
A9 14  
A10 15  
A11 16  
A12 17  
43 B9  
42 B10  
41 B11  
40 B12  
GTLP Rise and Fall Times Designed for  
Optimal Data-Transfer Rate and Signal  
Integrity in Distributed Loads  
GND  
GND  
18  
39  
•
Ioff, Power-Up 3-State, and BIAS VCC Support  
Live Insertion  
A13 19  
A14 20  
A15 21  
38 B13  
37 B14  
36 B15  
•
•
Bus Hold on A-Port Data Inputs  
Distributed VCC and GND Pins Minimize  
High-Speed Switching Noise  
V
CC  
22  
35  
V
REF  
A16 23  
A17 24  
34 B16  
33 B17  
32 GND  
31 B18  
•
•
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
GND 25  
A18 26  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
OEBA 27  
LEBA 28  
30 CLKBA  
29 CEBA  
– 1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
The SN74GTLPH16912 is a medium-drive, 18-bit UBT™ transceiver that provides LVTTL-to-GTLP and  
GTLP-to-LVTTL signal-level translation. It allows for transparent, latched, clocked, and clock-enabled modes of  
data transfer. The device provides a high-speed interface between cards operating at LVTTL logic levels and a  
backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL)  
backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels,  
improved differential input, OEC™ circuitry, and TI-OPC™ circuitry. Improved GTLP OEC and TI-OPC circuits  
minimize bus-settling time and have been designed and tested using several backplane models. The medium  
drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 Ω.  
GTLP is the Texas Instruments (TI™) derivative of the Gunning Transceiver Logic (GTL) JEDEC standard  
JESD 8-3. The ac specification of the SN74GTLPH16912 is given only at the preferred higher noise-margin  
GTLP, but the user has the flexibility of using this device at either GTL (VTT = 1.2 V and VREF = 0.8 V) or GTLP  
(VTT = 1.5 V and VREF = 1 V) signal levels.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, UBT, TI-OPC, OEC, TI are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1999–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...17

中文翻译

下载PDF

与74GTLPH16912VRE4相关器件

型号 品牌 获取价格 描述 数据表
74GTLPH16912VRG4 TI

获取价格

 		GTLP SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56
74GTLPH16916VRG4 TI

获取价格

 		GTLP SERIES, 17-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TVSOP-56
74GTLPH16927GRE4 TI

获取价格

 		GTLP SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56
74GTLPH16927GRG4 TI

获取价格

 		GTLP SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56
74GTLPH16927VRG4 TI

获取价格

 		GTLP SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TVSOP-56
74GTLPH16945GRG4 TI

获取价格

 		GTLP SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-48
74H00 ETC

获取价格

 		QUAD 2-INPUT NAND GATE
74H00A NXP

获取价格

 		IC TTL/H/L SERIES, QUAD 2-INPUT NAND GATE, PDIP14, Gate
74H00DC ETC

获取价格

 		QUAD 2-INPUT NAND GATE
74H00DCQM FAIRCHILD

获取价格

 		NAND Gate, TTL/H/L Series, 4-Func, 2-Input, TTL, CDIP14, CERAMIC, DIP-14

与74GTLPH16912VRE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证