Datasheet > 74GTL2005

74GTL2005

更新时间： 2024-09-10 11:14:07

品牌	Logo	应用领域
圣邦微 - SGMICRO		/
页数	文件大小	规格书
6页	453K
描述
Quad GTL/GTL+ to LVTTL/TTL Bidirectional Non-Latched Translator

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74GTL2005 数据手册

74GTL2005

Quad GTL/GTL+ to LVTTL/TTL

Bidirectional Non-Latched Translator

GENERAL DESCRIPTION

FEATURES

The 74GTL2005 is a quad GTL/GTL+ to LVTTL/TTL

bidirectional translating transceiver, which is used in

3.3V system interface environment. The 74GTL2005

LVTTL interface can accept voltage up to 5.5V and

access directly to TTL or 5V CMOS outputs.

● Wide Operating Voltage Range: 3.0V to 3.6V

● LVTTL Input and Output Interface Capability to

5V System Environment

● Operate as a Quad GTL/GTL+ Sampling Receiver

or as an LVTTL/TTL to GTL/GTL+ Driver

● Support Live Insertion or Extraction

● Quad Bidirectional Bus Interface

For 74GTL2005, the linearity reference voltage drops

below 0.8V. The direction control input (DIR) makes the

device operate as a GTL-to-TTL sampling receiver or

as a TTL-to-GTL interface.

● Latch-up Performance (>500mA) per JESD78

● -40℃ to +125℃ Operating Temperature Range

● Available in a Green TSSOP-14 Package

The 74GTL2005 is available in a Green TSSOP-14

package. It is specified over the -40℃ to +125℃

operating temperature range.

LOGIC DIAGRAM

FUNCTION TABLE

CONTROL INPUT

INPUT/OUTPUT

DIR

B (TTL)

A (GTL)

Bn = An

Inputs

An = Bn

H = High Voltage Level

L = Low Voltage Level

74GTL2005

V_REF

DIR

SG Micro Corp

DECEMBER 2021 – REV. A

www.sg-micro.com

12 3 4 5 6

中文翻译

下载PDF

与74GTL2005相关器件

型号	品牌	获取价格	描述	数据表
74GTLP1395DGVRE4	TI	获取价格	TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDB
74GTLP1395DGVRG4	TI	获取价格	Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable
74GTLP2033DGGRE4	TI	获取价格	8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
74GTLP2033DGGRG4	TI	获取价格	GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-
74GTLP2033DGVRE4	TI	获取价格	8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
74GTLP2033DGVRG4	TI	获取价格	IC GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TVS
74GTLP2034DGGRE4	TI	获取价格	8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
74GTLP2034DGVRE4	TI	获取价格	8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
74GTLP22033DGGRE4	TI	获取价格	8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
74GTLP22033DGGRG4	TI	获取价格	8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND