5秒后页面跳转
74AUP2G06GM,132 PDF预览

74AUP2G06GM,132

更新时间: 2024-11-21 14:09:07
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路
页数 文件大小 规格书
18页 194K
描述
74AUP2G06 - Low-power dual inverter with open-drain output SON 6-Pin

74AUP2G06GM,132 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SON
包装说明:1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC, MO-252, SOT-886, SON-6针数:6
Reach Compliance Code:compliant风险等级:5.74
Base Number Matches:1

74AUP2G06GM,132 数据手册

 浏览型号74AUP2G06GM,132的Datasheet PDF文件第2页浏览型号74AUP2G06GM,132的Datasheet PDF文件第3页浏览型号74AUP2G06GM,132的Datasheet PDF文件第4页浏览型号74AUP2G06GM,132的Datasheet PDF文件第5页浏览型号74AUP2G06GM,132的Datasheet PDF文件第6页浏览型号74AUP2G06GM,132的Datasheet PDF文件第7页 
74AUP2G06  
Low-power dual inverter with open-drain output  
Rev. 5 — 29 November 2012  
Product data sheet  
1. General description  
The 74AUP2G06 provides two inverting buffers with open-drain output. The output of the  
device is an open drain and can be connected to other open-drain outputs to implement  
active-LOW wired-OR or active-HIGH wired-AND functions.  
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 0.8 V to 3.6 V.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial Power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 0.8 V to 3.6 V  
High noise immunity  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8-B (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F Class 3A. Exceeds 5000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Low static power consumption; ICC = 0.9 A (maximum)  
Latch-up performance exceeds 100 mA per JESD 78B Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

与74AUP2G06GM,132相关器件

型号 品牌 获取价格 描述 数据表
74AUP2G06GN NXP

获取价格

Low-power dual inverter with open-drain output
74AUP2G06GN NEXPERIA

获取价格

Low-power dual inverter with open-drain outputProduction
74AUP2G06GS NEXPERIA

获取价格

Low-power dual inverter with open-drain outputProduction
74AUP2G06GS NXP

获取价格

Low-power dual inverter with open-drain output
74AUP2G06GW NXP

获取价格

Low-power dual inverter with open-drain output
74AUP2G06GW NEXPERIA

获取价格

Low-power dual inverter with open-drain outputProduction
74AUP2G07 NXP

获取价格

Low-power dual buffer with open-drain output
74AUP2G07 DIODES

获取价格

DUAL BUFFERS WITH OPEN DRAIN OUTPUTS
74AUP2G07DW-7 DIODES

获取价格

DUAL BUFFERS WITH OPEN DRAIN OUTPUTS
74AUP2G07FW3-7 DIODES

获取价格

DUAL BUFFERS WITH OPEN DRAIN OUTPUTS