Datasheet > 74AUP2G07GN

74AUP2G07GN

更新时间： 2024-11-19 11:12:27

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
17页	256K
描述
Low-power dual buffer with open-drain outputProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G07GN 数据手册

74AUP2G07

Low-power dual buffer with open-drain output

Rev. 10 — 31 January 2022

Product data sheet

1. General description

The 74AUP2G07 is a dual buffer with open-drain outputs. Schmitt-trigger action at all inputs makes

the circuit tolerant of slower input rise and fall times. This device ensures very low static and

dynamic power consumption across the entire V_CCrange from 0.8 V to 3.6 V. This device is fully

specified for partial power down applications using I_OFF. The I_OFFcircuitry disables the output,

preventing the potentially damaging backflow current through the device when it is powered down.

2. Features and benefits

•

Wide supply voltage range from 0.8 V to 3.6 V

•

CMOS low power dissipation

High noise immunity

Overvoltage tolerant inputs to 3.6 V

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial Power-down mode operation

Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

Low static-power consumption; I_CC= 0.9 μA (maximum)

Complies with JEDEC standards:

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD8C (2.7 V to 3.6 V)

•

ESD protection:

•

HBM JESD22-A114F Class 3A exceeds 5000 V

MM JESD22-A115-A exceeds 200 V

CDM JESD22-C101E exceeds 1000 V

•

Multiple package options

Specified from -40 °C to +85 °C and -40 °C to +125 °C

12 3 4 5 6 7...17

中文翻译

下载PDF

与74AUP2G07GN相关器件

型号	品牌	获取价格	描述	数据表
74AUP2G07GS	NEXPERIA	获取价格	Low-power dual buffer with open-drain outputProduction
74AUP2G07GW	NXP	获取价格	Low-power dual buffer with open-drain output
74AUP2G07GW	NEXPERIA	获取价格	Low-power dual buffer with open-drain outputProduction
74AUP2G07GX	NEXPERIA	获取价格	Low-power dual buffer with open-drain outputProduction
74AUP2G07GX,147	NXP	获取价格	Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6
74AUP2G08	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08	DIODES	获取价格	Dual 2 Input AND Logic Gates
74AUP2G08_11	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08DC	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08DC	NEXPERIA	获取价格	Low-power dual 2-input AND gateProduction