Datasheet > 74AUP2G08DC

74AUP2G08DC

更新时间： 2024-11-19 11:12:31

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
18页	277K
描述
Low-power dual 2-input AND gateProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G08DC 数据手册

74AUP2G08

Low-power dual 2-input AND gate

Rev. 12 — 19 July 2023

Product data sheet

1. General description

The 74AUP2G08 is a dual 2-input AND gate. Schmitt-trigger action at all inputs makes the circuit

tolerant of slower input rise and fall times. This device ensures very low static and dynamic power

consumption across the entire V_CCrange from 0.8 V to 3.6 V.

This device is fully specified for partial power down applications using I_OFF. The I_OFFcircuitry

disables the output, preventing the potentially damaging backflow current through the device when

it is powered down.

2. Features and benefits

•

Wide supply voltage range from 0.8 V to 3.6 V

•

High noise immunity

CMOS low power dissipation

Low static power consumption; I_CC= 0.9 μA (maximum)

Latch-up performance exceeds 100 mA per JESD78 Class II

Overvoltage tolerant inputs to 3.6 V

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial Power-down mode operation

Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

Complies with JEDEC standards:

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.2 V to 1.95 V)

JESD8-5 (1.8 V to 2.7 V)

JESD8-B (2.7 V to 3.6 V)

•

ESD protection:

•

HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V

CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

•

Multiple package options

Specified from -40 °C to +85 °C and -40 °C to +125 °C

12 3 4 5 6 7...18

中文翻译

下载PDF

与74AUP2G08DC相关器件

型号	品牌	获取价格	描述	数据表
74AUP2G08DC-Q100	NEXPERIA	获取价格	Low-power dual 2-input AND gateProduction
74AUP2G08GD	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08GD,125	NXP	获取价格	74AUP2G08 - Low-power dual 2-input AND gate SON 8-Pin
74AUP2G08GF	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08GF,115	NXP	获取价格	74AUP2G08 - Low-power dual 2-input AND gate SON 8-Pin
74AUP2G08GM	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08GM,125	NXP	获取价格	74AUP2G08 - Low-power dual 2-input AND gate QFN 8-Pin
74AUP2G08GM-G	NXP	获取价格	IC AUP/ULP/V SERIES, DUAL 2-INPUT AND GATE, PQCC8, 1.60 X 1.60 MM, 0.50 MM HEIGHT, PLASTIC
74AUP2G08GN	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08GN	NEXPERIA	获取价格	Low-power dual 2-input AND gateProduction