5秒后页面跳转
74AUP2G125 PDF预览

74AUP2G125

更新时间: 2024-11-17 14:54:03
品牌 Logo 应用领域
美台 - DIODES /
页数 文件大小 规格书
11页 575K
描述
Dual 3-State Buffer, OE HIGH

74AUP2G125 数据手册

 浏览型号74AUP2G125的Datasheet PDF文件第2页浏览型号74AUP2G125的Datasheet PDF文件第3页浏览型号74AUP2G125的Datasheet PDF文件第4页浏览型号74AUP2G125的Datasheet PDF文件第5页浏览型号74AUP2G125的Datasheet PDF文件第6页浏览型号74AUP2G125的Datasheet PDF文件第7页 
74AUP2G125  
DUAL 3-STATE BUFFER  
Description  
Pin Assignments  
The Advanced Ultra Low Power (AUP) CMOS logic family is designed  
for low power and extended battery life in portable applications.  
(Top View)  
The 74AUP2G125 is a dual 3-State Buffer. Each buffer has an  
individual output enable pin while asserted HIGH will place the output  
in a high impedance state. The device is designed for operation over  
a power supply range of 0.8 V to 3.6 V. The device is fully specified  
for partial power down applications using IOFF. The IOFF circuitry  
disables the output preventing damaging current backflow when the  
device is powered down.  
X2-DFN1210-8  
Features  
Applications  
Advanced Ultra Low Power (AUP) CMOS  
Supply Voltage Range from 0.8 V to 3.6 V  
± 4 mA Output Drive at 3.0 V  
Suited for Battery and Low Power Needs  
Wide array of products such as:  
.
.
.
.
.
Tablets, E-readers  
Low Static Power Consumption  
Cell Phones, Personal Navigation / GPS  
MP3 Players, Cameras, Video Recorders  
PCs, Ultrabooks, Notebooks, Netbooks  
Computer Peripherals, Hard Drives, SSD, CD/DVD  
ROM  
Icc < 0.9 uA  
Low Dynamic Power Consumption  
CPD = 6 pF Typical at 3.6 V  
Schmitt trigger action at all inputs make the circuit tolerant for  
slower input rise and fall time. The hysteresis is typically 250  
mV at Vcc = 3.0V  
.
TV, DVD, DVR, Set-Top Box  
IOFF Supports Partial-Power-Down Mode Operation  
ESD Protection per JESD 22  
Exceeds 200-V Machine Model (A115)  
Exceeds 2000-V Human Body Model (A114)  
Exceeds 1000-V Charged Device Model (C101)  
Latch-Up Exceeds 100mA per JESD 78, Class I  
Leadless Packages per JESD30E  
DFN1210 Denoted as X2-DFN1210-8  
Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)  
Halogen and Antimony Free. “Green” Device (Note 3)  
Notes:  
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.  
2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free,  
"Green" and Lead-free.  
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl)  
and <1000ppm antimony compounds.  
1 of 11  
www.diodes.com  
January 2015  
© Diodes Incorporated  
74AUP2G125  
Document number: DS36144 Rev. 1 - 2  

与74AUP2G125相关器件

型号 品牌 获取价格 描述 数据表
74AUP2G125_10 NXP

获取价格

Low-power dual buffer/line driver; 3-state
74AUP2G125_11 NXP

获取价格

Low-power dual buffer/line driver; 3-state
74AUP2G125DC NXP

获取价格

Low-power dual buffer/line driver; 3-state
74AUP2G125DC NEXPERIA

获取价格

Low-power dual buffer/line driver; 3-stateProduction
74AUP2G125DC,125 NXP

获取价格

74AUP2G125 - Low-power dual buffer/line driver; 3-state SSOP 8-Pin
74AUP2G125DC-G NXP

获取价格

Low-power dual buffer/line driver; 3-state
74AUP2G125GD NXP

获取价格

Low-power dual buffer/line driver; 3-state
74AUP2G125GD,125 NXP

获取价格

74AUP2G125 - Low-power dual buffer/line driver; 3-state SON 8-Pin
74AUP2G125GF NXP

获取价格

Low-power dual buffer/line driver; 3-state
74AUP2G125GF,115 NXP

获取价格

74AUP2G125 - Low-power dual buffer/line driver; 3-state SON 8-Pin