5秒后页面跳转
74AUP2G08 PDF预览

74AUP2G08

更新时间: 2024-11-19 14:53:55
品牌 Logo 应用领域
美台 - DIODES
页数 文件大小 规格书
9页 250K
描述
Dual 2 Input AND Logic Gates

74AUP2G08 数据手册

 浏览型号74AUP2G08的Datasheet PDF文件第2页浏览型号74AUP2G08的Datasheet PDF文件第3页浏览型号74AUP2G08的Datasheet PDF文件第4页浏览型号74AUP2G08的Datasheet PDF文件第5页浏览型号74AUP2G08的Datasheet PDF文件第6页浏览型号74AUP2G08的Datasheet PDF文件第7页 
74AUP2G08  
DUAL AND GATE  
Description  
Pin Assignments  
The Advanced Ultra Low Power (AUP) CMOS logic family is designed  
for low power and extended battery life in portable applications.  
(Top View)  
The 74AUP2G08 is a dual two input AND gate. Both gates have  
push-pull outputs designed for operation over a power supply range  
of 0.8V to 3.6V. The device is fully specified for partial power down  
applications using IOFF. The IOFF circuitry disables the output  
preventing damaging current backflow when the device is powered  
down. Each gate performs the positive Boolean function:  
Y = A B or Y = A + B  
X2-DFN1210-8  
Applications  
Features  
Suited for Battery and Low Power Needs  
Wide Array of Products Such as:  
Advanced Ultra Low Power (AUP) CMOS  
Supply Voltage Range from 0.8V to 3.6V  
±4mA Output Drive at 3.0V  
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
Tablets, E-readers  
Cell Phones, Personal Navigation/GPS  
MP3 Players, Cameras, Video Recorders  
PCs, Ultrabooks, Notebooks, Netbooks  
Computer Peripherals, Hard Drives, SSD, CD/DVD ROM  
TV, DVD, DVR, Set-Top Box  
Low Static Power Consumption  
ICC < 0.9µA  
Low Dynamic Power Consumption  
CPD = 6 pF (Typical at 3.6V)  
Schmitt Trigger Action at all inputs makes the circuit tolerant  
for slower input rise and fall time. The hysteresis is typically  
250 mV at VCC = 3.0V  
IOFF Supports Partial-Power-Down Mode Operation  
ESD Protection Exceeds JESD 22  
2000-V Human Body Model (A114)  
Exceeds 1000-V Charged Device Model (C101)  
Latch-Up Exceeds 100mA per JESD 78, Class I  
Leadless Packages Named per JESD30E  
Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)  
Halogen and Antimony Free. “Green” Device (Note 3)  
Notes:  
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.  
2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free,  
"Green" and Lead-free.  
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl)  
and <1000ppm antimony compounds.  
1 of 9  
www.diodes.com  
January 2015  
© Diodes Incorporated  
74AUP2G08  
Document number: DS36141 Rev. 1 - 2  

与74AUP2G08相关器件

型号 品牌 获取价格 描述 数据表
74AUP2G08_11 NXP

获取价格

Low-power dual 2-input AND gate
74AUP2G08DC NXP

获取价格

Low-power dual 2-input AND gate
74AUP2G08DC NEXPERIA

获取价格

Low-power dual 2-input AND gateProduction
74AUP2G08DC-Q100 NEXPERIA

获取价格

Low-power dual 2-input AND gateProduction
74AUP2G08GD NXP

获取价格

Low-power dual 2-input AND gate
74AUP2G08GD,125 NXP

获取价格

74AUP2G08 - Low-power dual 2-input AND gate SON 8-Pin
74AUP2G08GF NXP

获取价格

Low-power dual 2-input AND gate
74AUP2G08GF,115 NXP

获取价格

74AUP2G08 - Low-power dual 2-input AND gate SON 8-Pin
74AUP2G08GM NXP

获取价格

Low-power dual 2-input AND gate
74AUP2G08GM,125 NXP

获取价格

74AUP2G08 - Low-power dual 2-input AND gate QFN 8-Pin