Datasheet > 74AUP2G07GX,147

74AUP2G07GX,147

更新时间： 2024-11-19 09:46:19

品牌	Logo	应用领域
恩智浦 - NXP		光电二极管
页数	文件大小	规格书
19页	201K
描述
Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G07GX,147 数据手册

74AUP2G07

Low-power dual buffer with open-drain output

Rev. 8 — 17 September 2015

Product data sheet

1. General description

The 74AUP2G07 provides two non-inverting buffers with open-drain output. The output of

the device is an open drain and can be connected to other open-drain outputs to

implement active-LOW wired-OR or active-HIGH wired-AND functions.

Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall

times across the entire V_CCrange from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire

V_CCrange from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I_OFF

The I_OFFcircuitry disables the output, preventing the damaging backflow current through

the device when it is powered down.

2. Features and benefits

 Wide supply voltage range from 0.8 V to 3.6 V

 High noise immunity

 Complies with JEDEC standards:

 JESD8-12 (0.8 V to 1.3 V)

 JESD8-11 (0.9 V to 1.65 V)

 JESD8-7 (1.2 V to 1.95 V)

 JESD8-5 (1.8 V to 2.7 V)

 JESD8-B (2.7 V to 3.6 V)

 ESD protection:

 HBM JESD22-A114F Class 3A exceeds 5000 V

 MM JESD22-A115-A exceeds 200 V

 CDM JESD22-C101E exceeds 1000 V

 Low static-power consumption; I_CC= 0.9 A (maximum)

 Latch-up performance exceeds 100 mA per JESD 78 Class II

 Inputs accept voltages up to 3.6 V

 Low noise overshoot and undershoot < 10 % of V_CC

 I_OFFcircuitry provides partial power-down mode operation

 Multiple package options

 Specified from 40 C to +85 C and 40 C to +125 C

12 3 4 5 6 7...19

中文翻译

下载PDF

与74AUP2G07GX,147相关器件

型号	品牌	获取价格	描述	数据表
74AUP2G08	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08	DIODES	获取价格	Dual 2 Input AND Logic Gates
74AUP2G08_11	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08DC	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08DC	NEXPERIA	获取价格	Low-power dual 2-input AND gateProduction
74AUP2G08DC-Q100	NEXPERIA	获取价格	Low-power dual 2-input AND gateProduction
74AUP2G08GD	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08GD,125	NXP	获取价格	74AUP2G08 - Low-power dual 2-input AND gate SON 8-Pin
74AUP2G08GF	NXP	获取价格	Low-power dual 2-input AND gate
74AUP2G08GF,115	NXP	获取价格	74AUP2G08 - Low-power dual 2-input AND gate SON 8-Pin