5秒后页面跳转
74AHCT373D,118 PDF预览

74AHCT373D,118

更新时间: 2024-09-19 15:27:07
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
17页 90K
描述
74AHC(T)373 - Octal D-type transparent latch; 3-state SOP 20-Pin

74AHCT373D,118 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOP包装说明:SOP, SOP20,.4
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:7.44
系列:AHCT/VHCTJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:12.8 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.008 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
Prop。Delay @ Nom-Sup:17 ns传播延迟(tpd):17 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.5 mmBase Number Matches:1

74AHCT373D,118 数据手册

 浏览型号74AHCT373D,118的Datasheet PDF文件第2页浏览型号74AHCT373D,118的Datasheet PDF文件第3页浏览型号74AHCT373D,118的Datasheet PDF文件第4页浏览型号74AHCT373D,118的Datasheet PDF文件第5页浏览型号74AHCT373D,118的Datasheet PDF文件第6页浏览型号74AHCT373D,118的Datasheet PDF文件第7页 
74AHC373; 74AHCT373  
Octal D-type transparant latch; 3-state  
Rev. 03 — 20 May 2008  
Product data sheet  
1. General description  
The 74AHC373; 74AHCT373 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard  
No. 7-A.  
The 74AHC373; 74AHCT373 consists of eight D-type transparent latches featuring  
separate D-type inputs for each latch and 3-state true outputs for bus oriented  
applications. A latch enable input (LE) and an output enable input (OE) are common to all  
latches.  
When pin LE is HIGH, data at the Dn inputs enters the latches. In this condition the  
latches are transparent, i.e. a latch output will change state each time its corresponding  
Dn input changes. When pin LE is LOW, the latches store the information that is present  
at the Dn inputs, after a set-up time preceding the HIGH-to-LOW transition of LE.  
When pin OE is LOW, the contents of the 8 latches are available at the outputs. When  
pin OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE  
input does not affect the state of the latches.  
The 74AHC373; 74AHCT373 is functionally identical to the 74AHC573; 74AHCT573, but  
has a different pin arrangement.  
2. Features  
I Balanced propagation delays  
I All inputs have a Schmitt-trigger action  
I Common 3-state output enable input  
I Inputs accepts voltages higher than VCC  
I Functionally identical to the 74AHC573; 74AHCT573  
I Input levels:  
N For 74AHC373: CMOS input level  
N For 74AHCT373: TTL input level  
I ESD protection:  
N HBM EIA/JESD22-A114E exceeds 2000 V  
N MM EIA/JESD22-A115-A exceeds 200 V  
N CDM EIA/JESD22-C101C exceeds 1000 V  
I Multiple package options  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
 
 

74AHCT373D,118 替代型号

型号 品牌 替代类型 描述 数据表
MC74VHCT373ADWRG ONSEMI

功能相似

Octal D−Type Latch with 3−State Output
SN74AHCT373DW TI

功能相似

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与74AHCT373D,118相关器件

型号 品牌 获取价格 描述 数据表
74AHCT373E IDT

获取价格

D Latch, 1-Func, 8-Bit, CMOS, CDFP20
74AHCT373L IDT

获取价格

D Latch, 1-Func, 8-Bit, CMOS, CQCC20
74AHCT373PQ IDT

获取价格

D Latch, 1-Func, 8-Bit, CMOS, PDIP20
74AHCT373PW NXP

获取价格

Octal D-type transparent latch; 3-state
74AHCT373PW,118 NXP

获取价格

74AHC(T)373 - Octal D-type transparent latch; 3-state TSSOP2 20-Pin
74AHCT373PWDH NXP

获取价格

IC AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC, MO-153AC, SOT-36
74AHCT373PW-T NXP

获取价格

暂无描述
74AHCT374 NXP

获取价格

Octal D-type flip-flop; positive edge-trigger; 3-state
74AHCT374D NEXPERIA

获取价格

Octal D-type flip-flop; positive-edge trigger; 3-stateProduction
74AHCT374D NXP

获取价格

Octal D-type flip-flop; positive edge-trigger; 3-state