5秒后页面跳转
74AHCT374PW,118 PDF预览

74AHCT374PW,118

更新时间: 2024-11-30 14:47:03
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
17页 87K
描述
74AHC(T)374 - Octal D-type flip-flop; positive edge-trigger; 3-state TSSOP2 20-Pin

74AHCT374PW,118 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:TSSOP2包装说明:4.40 MM, PLASTIC, SOT-360-1, TSSOP-20
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:7.13
系列:AHCT/VHCTJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:6.5 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大频率@ Nom-Sup:75000000 Hz最大I(ol):0.008 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:5 VProp。Delay @ Nom-Sup:13 ns
传播延迟(tpd):13 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:4.4 mmBase Number Matches:1

74AHCT374PW,118 数据手册

 浏览型号74AHCT374PW,118的Datasheet PDF文件第2页浏览型号74AHCT374PW,118的Datasheet PDF文件第3页浏览型号74AHCT374PW,118的Datasheet PDF文件第4页浏览型号74AHCT374PW,118的Datasheet PDF文件第5页浏览型号74AHCT374PW,118的Datasheet PDF文件第6页浏览型号74AHCT374PW,118的Datasheet PDF文件第7页 
74AHC374; 74AHCT374  
Octal D-type flip-flop; positive edge-trigger; 3-state  
Rev. 03 — 12 June 2008  
Product data sheet  
1. General description  
The 74AHC374; 74AHCT374 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard  
No. 7-A.  
The 74AHC374; 74AHCT374 comprises eight D-type flip-flops featuring separate D-type  
inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock input  
(CP) and an output enable input (OE) are common to all flip-flops.  
The eight flip-flops will store the state of their individual D inputs that meet the set-up and  
hold times requirements for the LOW-to-HIGH CP transition.  
When OE is LOW the content of the eight flip-flops is available at the outputs. When OE is  
HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does  
not affect the state of the flip-flops.  
2. Features  
I Balanced propagation delays  
I All inputs have Schmitt-trigger actions  
I Inputs accept voltages higher than VCC  
I Common 3-state output enable input  
I Input levels:  
N For 74AHC374: CMOS level  
N For 74AHCT374: TTL level  
I ESD protection:  
N HBM EIA/JESD22-A114E exceeds 2000 V  
N MM EIA/JESD22-A115-A exceeds 200 V  
N CDM EIA/JESD22-C101C exceeds 1000 V  
I Multiple package options  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
 
 

74AHCT374PW,118 替代型号

型号 品牌 替代类型 描述 数据表
SN74AHCT374PW TI

功能相似

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

与74AHCT374PW,118相关器件

型号 品牌 获取价格 描述 数据表
74AHCT374PW-Q100 NEXPERIA

获取价格

Octal D-type flip-flop; positive edge-trigger; 3-state
74AHCT374PW-T NXP

获取价格

IC AHCT/VHCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC, SOT-360-1, TSSOP
74AHCT374-Q100 NEXPERIA

获取价格

Octal D-type flip-flop; positive edge-trigger; 3-state
74AHCT377 NXP

获取价格

Octal D-type flip-flop with data enable; positive-edge trigger
74AHCT377D NXP

获取价格

Octal D-type flip-flop with data enable; positive-edge trigger
74AHCT377D,118 NXP

获取价格

74AHC(T)377 - Octal D-type flip-flop with data enable; positive-edge trigger SOP 20-Pin
74AHCT377D-Q100 NXP

获取价格

IC D FLIP-FLOP, FF/Latch
74AHCT377D-Q100 NEXPERIA

获取价格

Octal D-type flip-flop with data enable; positive-edge trigger
74AHCT377D-Q100J NXP

获取价格

74AHC(T)377-Q100 - Octal D-type flip-flop with data enable; positive-edge trigger SOP 20-P
74AHCT377D-T NXP

获取价格

暂无描述