5秒后页面跳转
74AHC594PW-Q100,118 PDF预览

74AHC594PW-Q100,118

更新时间: 2024-09-15 21:12:03
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
24页 171K
描述
Serial In Parallel Out, AHC/VHC/H/U/V Series, 8-Bit, Right Direction, True Output, CMOS, PDSO16

74AHC594PW-Q100,118 技术参数

生命周期:Active包装说明:4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16
Reach Compliance Code:unknown风险等级:5.57
计数方向:RIGHT系列:AHC/VHC/H/U/V
JESD-30 代码:R-PDSO-G16长度:5 mm
逻辑集成电路类型:SERIAL IN PARALLEL OUT位数:8
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):15.1 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:70 MHz
Base Number Matches:1

74AHC594PW-Q100,118 数据手册

 浏览型号74AHC594PW-Q100,118的Datasheet PDF文件第2页浏览型号74AHC594PW-Q100,118的Datasheet PDF文件第3页浏览型号74AHC594PW-Q100,118的Datasheet PDF文件第4页浏览型号74AHC594PW-Q100,118的Datasheet PDF文件第5页浏览型号74AHC594PW-Q100,118的Datasheet PDF文件第6页浏览型号74AHC594PW-Q100,118的Datasheet PDF文件第7页 
74AHC594-Q100;  
74AHCT594-Q100  
8-bit shift register with output register  
Rev. 2 — 4 July 2013  
Product data sheet  
1. General description  
The 74AHC594-Q100; 74AHCT594-Q100 is a high-speed Si-gate CMOS device and is  
pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with  
JEDEC standard No. 7A.  
The 74AHC594-Q100; 74AHCT594-Q100 is an 8-bit, non-inverting, serial-in, parallel-out  
shift register that feeds an 8-bit D-type storage register. Separate clocks (SHCP and  
STCP) and direct overriding clears (SHR and STR) are provided on both the shift and  
storage registers. A serial output (Q7S) is provided for cascading purposes.  
Both the shift and storage register clocks are positive-edge triggered. If the user wishes to  
connect both clocks together, the shift register is always one count pulse ahead of the  
storage register.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Balanced propagation delays  
All inputs have Schmitt trigger actions  
Inputs accept voltages higher than VCC  
Wide supply voltage range from 2.0 V to 5.5 V  
8-bit serial-in, parallel-out shift register with storage  
Independent direct overriding clears on shift and storage registers  
Independent clocks for shift and storage registers  
Latch-up performance exceeds 100 mA per JESD78 Class II  
Input levels:  
For 74AHC594-Q100: CMOS level  
For 74AHCT594-Q100: TTL level  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 )  
Multiple package options  

与74AHC594PW-Q100,118相关器件

型号 品牌 获取价格 描述 数据表
74AHC594PW-T NXP

获取价格

暂无描述
74AHC594-Q100 NEXPERIA

获取价格

8-bit shift register with output register
74AHC594S16 DIODES

获取价格

8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER
74AHC594S16-13 DIODES

获取价格

8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER
74AHC594T16 DIODES

获取价格

8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER
74AHC594T16-13 DIODES

获取价格

8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER
74AHC595 NXP

获取价格

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state
74AHC595 DIODES

获取价格

8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER
74AHC595_09 NXP

获取价格

NPN general-purpose double transistors output latches; 3-state
74AHC595BQ NXP

获取价格

NPN general-purpose double transistors output latches; 3-state