5秒后页面跳转
74AHC595BQ-Q100,11 PDF预览

74AHC595BQ-Q100,11

更新时间: 2024-11-06 14:21:43
品牌 Logo 应用领域
恩智浦 - NXP 逻辑集成电路触发器
页数 文件大小 规格书
22页 208K
描述
74AHC(T)595-Q100 - 8-bit serial-in/serial-out or parallel-out shift register with output latches QFN 16-Pin

74AHC595BQ-Q100,11 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:QFN包装说明:2.50 X 3.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT763-1, DHVQFN-16
针数:16Reach Compliance Code:compliant
风险等级:5.76Base Number Matches:1

74AHC595BQ-Q100,11 数据手册

 浏览型号74AHC595BQ-Q100,11的Datasheet PDF文件第2页浏览型号74AHC595BQ-Q100,11的Datasheet PDF文件第3页浏览型号74AHC595BQ-Q100,11的Datasheet PDF文件第4页浏览型号74AHC595BQ-Q100,11的Datasheet PDF文件第5页浏览型号74AHC595BQ-Q100,11的Datasheet PDF文件第6页浏览型号74AHC595BQ-Q100,11的Datasheet PDF文件第7页 
74AHC595-Q100;  
74AHCT595-Q100  
8-bit serial-in/serial-out or parallel-out shift register with  
output latches  
Rev. 1 — 12 July 2012  
Product data sheet  
1. General description  
The 74AHC595-Q100; 74AHCT595-Q100 are high-speed Si-gate CMOS devices and are  
pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance  
with JEDEC standard No. 7A.  
The 74AHC595-Q100; 74AHCT595-Q100 are 8-stage serial shift registers with a storage  
register and 3-state outputs. The registers have separate clocks.  
Data is shifted on the positive-going transitions of the shift register clock input (SHCP).  
The data in each register is transferred to the storage register on a positive-going  
transition of the storage register clock input (STCP). If both clocks are connected together,  
the shift register is always one clock pulse ahead of the storage register.  
The shift register has a serial input (DS) and a serial standard output (Q7S) for cascading.  
It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The  
storage register has 8 parallel 3-state bus driver outputs. Data in the storage register  
appears at the output whenever the output enable input (OE) is LOW.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Balanced propagation delays  
All inputs have Schmitt trigger action  
Inputs accept voltages higher than VCC  
Input levels:  
The 74AHC595-Q100 operates with CMOS input levels  
The 74AHCT595-Q100 operates with TTL input levels  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 )  
Multiple package options  
 
 

74AHC595BQ-Q100,11 替代型号

型号 品牌 替代类型 描述 数据表
74AHC595D,118 NXP

完全替代

74AHC(T)595 - 8-bit serial-in/serial-out or parallel-out shift register SOP 16-Pin

与74AHC595BQ-Q100,11相关器件

型号 品牌 获取价格 描述 数据表
74AHC595D NXP

获取价格

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state
74AHC595D NEXPERIA

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latchesProduction
74AHC595D,118 NXP

获取价格

74AHC(T)595 - 8-bit serial-in/serial-out or parallel-out shift register SOP 16-Pin
74AHC595D-Q100 NXP

获取价格

AHC/VHC/H/U/V SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO
74AHC595D-Q100 NEXPERIA

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latches
74AHC595D-T NXP

获取价格

IC AHC/VHC/H/U/V SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
74AHC595PW NXP

获取价格

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state
74AHC595PW NEXPERIA

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latchesProduction
74AHC595PW,118 NXP

获取价格

74AHC(T)595 - 8-bit serial-in/serial-out or parallel-out shift register TSSOP 16-Pin
74AHC595PW,653 NXP

获取价格

Serial In Parallel Out, AHC/VHC/H/U/V Series, 8-Bit, Right Direction, True Output, CMOS, P