5秒后页面跳转
捷配首页

Datasheet > 74AHC595PW
74AHC595PW PDF预览

74AHC595PW

更新时间： 2024-12-02 11:12:11
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
19页 289K
描述
8-bit serial-in/serial-out or parallel-out shift register with output latchesProduction

阅读下载

中文翻译

获取价格

74AHC595PW 数据手册

 浏览型号74AHC595PW的Datasheet PDF文件第2页浏览型号74AHC595PW的Datasheet PDF文件第3页浏览型号74AHC595PW的Datasheet PDF文件第4页浏览型号74AHC595PW的Datasheet PDF文件第5页浏览型号74AHC595PW的Datasheet PDF文件第6页浏览型号74AHC595PW的Datasheet PDF文件第7页 
74AHC595; 74AHCT595  
8-bit serial-in/serial-out or parallel-out shift register with  
output latches  
Rev. 6 — 26 May 2020  
Product data sheet  
1. General description  
The 74AHC595; 74AHCT595 is an 8-bit serial-in/serial or parallel-out shift register with a storage  
register and 3-state outputs. Both the shift and storage register have separate clocks. The device  
features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous  
reset MR input. A LOW on MR will reset the shift register. Data is shifted on the LOW-to-HIGH  
transitions of the SHCP input. The data in the shift register is transferred to the storage register  
on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift  
register will always be one clock pulse ahead of the storage register. Data in the storage register  
appears at the output whenever the output enable input (OE) is LOW. A HIGH on OE causes  
the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect  
the state of the registers. The 74AHCT595 features TTL compatible inputs. Both 74AHC595  
and 74AHCT595 inputs are overvoltage tolerant. This feature allows the use of these devices as  
translators in mixed voltage environments.  
2. Features and benefits  
•
Wide supply voltage range from 2.0 V to 5.5 V  
•
•
•
•
•
•
Balanced propagation delays  
All inputs have Schmitt-trigger action  
Overvoltage tolerant inputs to 5.5 V  
High noise immunity  
CMOS low power dissipation  
Input levels:  
•
•
The 74AHC595 operates with CMOS input levels  
The 74AHCT595 operates with TTL input levels  
•
ESD protection:  
•
•
•
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
•
•
•
Latch-up performance exceeds 100 mA per JESD 78 Class II Level A  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Applications  
•
•
Serial-to-parallel data conversion  
Remote control holding register  
 
 
 
1234567...19

中文翻译

下载PDF

与74AHC595PW相关器件

型号 品牌 获取价格 描述 数据表
74AHC595PW,118 NXP

获取价格

 		74AHC(T)595 - 8-bit serial-in/serial-out or parallel-out shift register TSSOP 16-Pin
74AHC595PW,653 NXP

获取价格

 		Serial In Parallel Out, AHC/VHC/H/U/V Series, 8-Bit, Right Direction, True Output, CMOS, P
74AHC595PW-Q100 NEXPERIA

获取价格

 		8-bit serial-in/serial-out or parallel-out shift register with output latches
74AHC595PW-T NXP

获取价格

 		IC AHC/VHC/H/U/V SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
74AHC595-Q100 NEXPERIA

获取价格

 		8-bit serial-in/serial-out or parallel-out shift register with output latches
74AHC595S16 DIODES

获取价格

 		8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER
74AHC595S16-13 DIODES

获取价格

 		8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER
74AHC595T16 DIODES

获取价格

 		8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER
74AHC595T16-13 DIODES

获取价格

 		8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER
74AHC74 NXP

获取价格

 		Dual D-type flip-flop with set and reset; positive-edge trigger

与74AHC595PW相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证