Datasheet > 74AHC74BQ,115

74AHC74BQ,115

更新时间： 2024-11-07 08:24:11

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
18页	102K
描述
74AHC(T)74 - Dual D-type flip-flop with set and reset; positive-edge trigger QFN 14-Pin

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

74AHC74BQ,115 数据手册

74AHC74; 74AHCT74

Dual D-type ﬂip-ﬂop with set and reset; positive-edge trigger

Rev. 05 — 9 June 2008

Product data sheet

1. General description

The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible

with Low-Power Schottky TTL (LSTTL). It is speciﬁed in compliance with JEDEC standard

No. 7-A.

The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type ﬂip-ﬂop with individual

data inputs (D), clock inputs (CP), set inputs (SD) and reset inputs (RD). It also has

complementary outputs (Q and Q).

The set and reset are asynchronous active LOW inputs that operate independent of the

clock input. Information on the data input is transferred to the Q output on the LOW to

HIGH transition of the clock pulse. The data inputs must be stable one set-up time prior to

the LOW to HIGH clock transition for predictable operation.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock

rise and fall times.

2. Features

I Balanced propagation delays

I All inputs have Schmitt-trigger actions

I Inputs accept voltages higher than V_CC

I Input levels:

N For 74AHC74: CMOS level

N For 74AHCT74: TTL level

I ESD protection:

N HBM EIA/JESD22-A114E exceeds 2000 V

N MM EIA/JESD22-A115-A exceeds 200 V

N CDM EIA/JESD22-C101C exceeds 1000 V

I Multiple package options

I Speciﬁed from −40 °C to +85 °C and from −40 °C to +125 °C

12 3 4 5 6 7...18

中文翻译

下载PDF

型号	品牌	替代类型	描述	数据表
74AHC74BQ	NXP	功能相似	Dual D-type flip-flop with set and reset; positive-edge trigger

型号	品牌	获取价格	描述	数据表
74AHC74BQ-Q100	NEXPERIA	获取价格	Dual D-type flip-flop with set and reset positive-edge trigger
74AHC74D	NXP	获取价格	Dual D-type flip-flop with set and reset; positive-edge trigger
74AHC74D	NEXPERIA	获取价格	Dual D-type flip-flop with set and reset; positive-edge triggerProduction
74AHC74D-Q100	NEXPERIA	获取价格	Dual D-type flip-flop with set and reset positive-edge trigger
74AHC74PW	NXP	获取价格	Dual D-type flip-flop with set and reset; positive-edge trigger
74AHC74PW	NEXPERIA	获取价格	Dual D-type flip-flop with set and reset; positive-edge triggerProduction
74AHC74PW,118	NXP	获取价格	74AHC(T)74 - Dual D-type flip-flop with set and reset; positive-edge trigger TSSOP 14-Pin
74AHC74PWDH	NXP	获取价格	Dual D-type flip-flop with set and reset; positive-edge trigger
74AHC74PW-Q100	NEXPERIA	获取价格	Dual D-type flip-flop with set and reset positive-edge trigger
74AHC74PW-T	NXP	获取价格	AHC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 4.40 M