5秒后页面跳转
74AHC74PW PDF预览

74AHC74PW

更新时间: 2024-09-17 11:13:07
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
15页 251K
描述
Dual D-type flip-flop with set and reset; positive-edge triggerProduction

74AHC74PW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP-14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.24
Is Samacsys:N系列:AHC/VHC/H/U/V
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:5 mm逻辑集成电路类型:D FLIP-FLOP
湿度敏感等级:1位数:1
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):19.5 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:110 MHz
Base Number Matches:1

74AHC74PW 数据手册

 浏览型号74AHC74PW的Datasheet PDF文件第2页浏览型号74AHC74PW的Datasheet PDF文件第3页浏览型号74AHC74PW的Datasheet PDF文件第4页浏览型号74AHC74PW的Datasheet PDF文件第5页浏览型号74AHC74PW的Datasheet PDF文件第6页浏览型号74AHC74PW的Datasheet PDF文件第7页 
74AHC74; 74AHCT74  
Dual D-type flip-flop with set and reset; positive-edge trigger  
Rev. 8 — 22 April 2020  
Product data sheet  
1. General description  
The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with  
Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.  
The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data  
inputs (D), clock inputs (CP), set inputs (SD) and reset inputs (RD). It also has complementary  
outputs (Q and Q).  
The set and reset are asynchronous active LOW inputs that operate independent of the clock  
input. Information on the data input is transferred to the Q output on the LOW to HIGH transition  
of the clock pulse. The data inputs must be stable one set-up time prior to the LOW to HIGH clock  
transition for predictable operation.  
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall  
times.  
2. Features and benefits  
Balanced propagation delays  
All inputs have Schmitt-trigger actions  
Inputs accept voltages higher than VCC  
Input levels:  
For 74AHC74: CMOS level  
For 74AHCT74: TTL level  
ESD protection:  
HBM EIA/JESD22-A114E exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V  
CDM EIA/JESD22-C101C exceeds 1000 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AHC74D  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74AHCT74D  
74AHC74PW  
74AHCT74PW  
74AHC74BQ  
74AHCT74BQ  
TSSOP14  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
SOT402-1  
SOT762-1  
DHVQFN14 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 14 terminals;  
body 2.5 × 3 × 0.85 mm  
 
 
 

74AHC74PW 替代型号

型号 品牌 替代类型 描述 数据表
74AHC74PW,118 NXP

功能相似

74AHC(T)74 - Dual D-type flip-flop with set and reset; positive-edge trigger TSSOP 14-Pin

与74AHC74PW相关器件

型号 品牌 获取价格 描述 数据表
74AHC74PW,118 NXP

获取价格

74AHC(T)74 - Dual D-type flip-flop with set and reset; positive-edge trigger TSSOP 14-Pin
74AHC74PWDH NXP

获取价格

Dual D-type flip-flop with set and reset; positive-edge trigger
74AHC74PW-Q100 NEXPERIA

获取价格

Dual D-type flip-flop with set and reset positive-edge trigger
74AHC74PW-T NXP

获取价格

AHC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 4.40 M
74AHC74-Q100 NEXPERIA

获取价格

Dual D-type flip-flop with set and reset positive-edge trigger
74AHC74-Q100 NXP

获取价格

IC D FLIP-FLOP, FF/Latch
74AHC86 NXP

获取价格

Quad 2-input EXCLUSIVE-OR gate
74AHC86 DIODES

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE OR GATES
74AHC86BQ NXP

获取价格

Quad 2-input EXCLUSIVE-OR gate
74AHC86BQ NEXPERIA

获取价格

Quad 2-input EXCLUSIVE-OR gateProduction