5秒后页面跳转
WED2ZL64512S-BC PDF预览

WED2ZL64512S-BC

更新时间: 2024-01-19 06:48:02
品牌 Logo 应用领域
其他 - ETC 静态存储器
页数 文件大小 规格书
9页 308K
描述
NBL SSRAM MCP

WED2ZL64512S-BC 数据手册

 浏览型号WED2ZL64512S-BC的Datasheet PDF文件第2页浏览型号WED2ZL64512S-BC的Datasheet PDF文件第3页浏览型号WED2ZL64512S-BC的Datasheet PDF文件第4页浏览型号WED2ZL64512S-BC的Datasheet PDF文件第5页浏览型号WED2ZL64512S-BC的Datasheet PDF文件第6页浏览型号WED2ZL64512S-BC的Datasheet PDF文件第7页 
White Electronic Designs  
n Fast clock speed: 166, 150, 133, and 100MHz  
n Fast access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns  
n Fast OE access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns  
The WEDC SyncBurst - SRAM family employs high-speed, low-  
power CMOS designs that are fabricated using an advanced  
CMOS process. WEDC’s 32Mb Sync SRAM integrate two 512K  
x 32 SRAMs into a single BGA package to provide 512K x 64  
configuration. All synchronous inputs pass through registers  
controlled by a positive-edge-triggered single-clock input  
(CLK). The NBL or No Bus Latency Memory utilizes all the band-  
width in any combination of operating cycles. Address, data  
inputs, and all control signals except output enable are syn-  
chronized to input clock. Output Enable controls the out-  
puts at any given time and to Asynchronous Input. Write cycles  
are internally self-timed and initiated by the rising edge of the  
clock input. This feature eliminates complex off-chip write  
pulse generation and provides increased timing flexibility for  
incoming signals.  
n Seperate +2.5V 5ꢀ power supplys for core IꢁO (VDD  
+ VDDQ)  
n Double Word Write Control  
n Clock-controlled and registered addresses, data IꢁOs  
and control signals  
n Packaging:  
• 119-bump BGA package  
n Low capacitive bus loading  
NOTE: NBL = No Bus Latency is equivalent to the industry ZBT™ devices.  
1
2
3
4
5
6
7
8
9
SA  
0
0
18  
A
B
DQF  
DQF  
DQE  
DQE  
NC  
DQF  
DQF  
DQE  
DQE  
NC  
DQF  
DQF  
DQF  
DQF  
NC  
NC  
NC  
NC  
DQG  
DQG  
DQH  
DQH  
DQG DQG  
DQG DQG  
DQH DQH  
DQH DQH  
DQG  
DQG  
DQH  
DQH  
NC  
DQ  
31  
63  
DQ 32  
C
D
E
DQE DQE  
DQE DQE  
A0 – A18  
OE  
B
OE  
WE  
CLK  
WEB_LW  
CLK  
NC  
VDD  
VSS  
VSS  
SSCLK  
VSS  
VSS  
VDD  
NC  
VDDQ VDDQ VDDQ  
NC  
VDD  
VSS  
VSS  
NC  
NC  
VDDQ  
SA  
CS2B  
CS  
CS  
CS  
2
2
1
U1  
CS  
2
F
SA  
VDDQ  
CE  
VDD  
VSS  
VDD  
VSS  
VSS  
NC  
VDD  
VSS  
VSS  
NC  
SA  
DQ 0 31  
CS1B  
G
H
J
SA  
SA  
SA  
NC  
WE1  
OE  
SA  
SA  
512K x 36  
SA18 CE2  
SA1  
SA  
SA0  
SA  
K
L
SA  
SA  
SA  
NC  
CE2  
NC  
WE0  
VSS  
VSS  
VSS  
VDD  
VSS  
VSS  
VDD  
VSS  
VSS  
VDD  
NC  
SA  
SA  
A0  
– A18  
M
N
P
VDDQ  
NC  
VDD  
VDDQ  
NC  
SA  
OE  
WE  
CLK  
WEB_HW  
VDDQ VDDQ VDDQ  
NC  
U2  
CS  
CS  
CS  
2
2
1
DQD DQD  
DQD DQD  
DQC DQC  
DQC DQC  
DQD DQD  
DQD DQD  
DQC DQC  
DQC DQC  
NC  
NC  
NC  
NC  
DQA  
DQA  
DQB  
DQB  
DQA DQA  
DQA DQA  
DQB DQB  
DQB DQB  
DQA  
DQA  
DQB  
DQB  
DQ 0 31  
R
T
512K x 36  
U
October 2001 Rev. 0  
ECO #14597  
White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com  

与WED2ZL64512S-BC相关器件

型号 品牌 获取价格 描述 数据表
WED2ZLRSP01S WEDC

获取价格

512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM
WED2ZLRSP01S35BC WEDC

获取价格

512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM
WED2ZLRSP01S38BC WEDC

获取价格

512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM
WED2ZLRSP01S38BI WEDC

获取价格

512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM
WED2ZLRSP01S42BC WEDC

获取价格

512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM
WED2ZLRSP01S42BI WEDC

获取价格

512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM
WED2ZLRSP01S50BC WEDC

获取价格

512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM
WED2ZLRSP01S50BI WEDC

获取价格

512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM
WED2ZLRSP01S-BC ETC

获取价格

NBL SSRAM MCP
WED3C7410E16M400BC WEDC

获取价格

RISC Microprocessor Multichip Package