5秒后页面跳转
UPD30500AS2-200 PDF预览

UPD30500AS2-200

更新时间: 2024-11-15 15:56:07
品牌 Logo 应用领域
日电电子 - NEC 时钟外围集成电路
页数 文件大小 规格书
29页 184K
描述
RISC Microprocessor, 64-Bit, 200MHz, MOS, PBGA272, 29 X 29 MM, PLASTIC, BGA-272

UPD30500AS2-200 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:LBGA,针数:272
Reach Compliance Code:unknownECCN代码:3A001.A.3
HTS代码:8542.31.00.01风险等级:5.78
其他特性:5 PIPELINE STAGE地址总线宽度:64
位大小:64边界扫描:NO
最大时钟频率:100 MHz外部数据总线宽度:64
格式:FLOATING POINT集成缓存:YES
JESD-30 代码:S-PBGA-B272长度:29 mm
低功率模式:NO端子数量:272
最高工作温度:85 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE
认证状态:Not Qualified座面最大高度:1.7 mm
速度:200 MHz最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES技术:MOS
温度等级:OTHER端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
宽度:29 mmuPs/uCs/外围集成电路类型:MICROPROCESSOR, RISC
Base Number Matches:1

UPD30500AS2-200 数据手册

 浏览型号UPD30500AS2-200的Datasheet PDF文件第2页浏览型号UPD30500AS2-200的Datasheet PDF文件第3页浏览型号UPD30500AS2-200的Datasheet PDF文件第4页浏览型号UPD30500AS2-200的Datasheet PDF文件第5页浏览型号UPD30500AS2-200的Datasheet PDF文件第6页浏览型号UPD30500AS2-200的Datasheet PDF文件第7页 
DATA SHEET  
MOS INTEGRATED CIRCUIT  
µPD30500, 30500A  
VR5000TM, VR5000ATM  
64-BIT MICROPROCESSOR  
DESCRIPTION  
The µPD30500 (VR5000) and µPD30500ANote (VR5000A) are high-performance,  
64-bit RISC (Reduced Instruction Set Computer) type microprocessors employing the RISC architecture developed  
by MIPSTM Technologies Inc.  
The instructions of the VR5000 and VR5000A are compatible with those of the VR3000TM series and  
VR4000TM series and higher, and completely compatible with those of the VR10000TM. Therefore, present applications  
can be used as they are.  
Note Under development  
Detailed functions are descrided in the following manual. Be sure to read the manual when  
designing your system.  
• VR5000 User’s Manual (U11761E)  
FEATURES  
Employs 64-bit MIPS-based RISC architecture  
High-speed processing  
2-way super scalar 5-stage pipeline  
5.5 SPECint95, 5.5 SPECfp95, 278 MIPS (µPD30500)  
6.6 SPECint95, 6.6 SPECfp95, 353 MIPS (µPD30500A)  
High-speed translation buffer mechanism (TLB) (48 entries)  
Address space Physical: 36 bits, Virtual: 40 bits  
Floating-point unit (FPU)  
Sum-of-products operation instruction supported  
Primary cache memory (instruction/data: 32K bytes each)  
Secondary cache controller  
Maximum operating frequency Internal : 200MHz (µPD30500), 250 MHz (µPD30500A)  
External: 100 MHz  
External/internal multiple selectable from two to eight  
Instruction set compatible with VR3000 and VR4000 series and higher (conforms to MIPS I, II, III, and IV)  
Supply voltage: 3.3 V ±5% (µPD30500)  
Core: 2.5 V ±5%, I/O: 3.3 V ±5% (µPD30500A)  
Unless otherwise specified, thVe R5000 (µPD30500) is treated as the representative model throughout this  
document.  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability  
and additional information.  
The mark shows major revised points.  
Document No. U12031EJ3V0DS00 (3rd edition)  
Date Published August 1999 N CP(K)  
Printed in Japan  
1997,1999  
©
1997  
MIPS Technologies Inc.  
©

与UPD30500AS2-200相关器件

型号 品牌 获取价格 描述 数据表
UPD30500AS2-250 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500AS2-266 ETC

获取价格

MICROPROCESSOR|64-BIT|CMOS|BGA|272PIN|PLASTIC
UPD30500B NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500BS2-250 RENESAS

获取价格

64-BIT, 250MHz, RISC PROCESSOR, PBGA272, 29 X 29 MM, PLASTIC, BGA-272
UPD30500BS2-300 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500RJ-150 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500RJ-180 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500RJ-200 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500S2-150 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500S2-180 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR