5秒后页面跳转
UPD30500BS2-300 PDF预览

UPD30500BS2-300

更新时间: 2024-02-11 13:29:42
品牌 Logo 应用领域
日电电子 - NEC 微处理器异步传输模式ATM
页数 文件大小 规格书
36页 207K
描述
VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR

UPD30500BS2-300 数据手册

 浏览型号UPD30500BS2-300的Datasheet PDF文件第2页浏览型号UPD30500BS2-300的Datasheet PDF文件第3页浏览型号UPD30500BS2-300的Datasheet PDF文件第4页浏览型号UPD30500BS2-300的Datasheet PDF文件第5页浏览型号UPD30500BS2-300的Datasheet PDF文件第6页浏览型号UPD30500BS2-300的Datasheet PDF文件第7页 
DATA SHEET  
MOS INTEGRATED CIRCUIT  
µPD30500, 30500A, 30500B  
VR5000TM, VR5000ATM, VR5000BTM  
64-BIT MICROPROCESSOR  
DESCRIPTION  
The µPD30500 (VR5000), µPD30500A (VR5000A), and µPD30500BNote (VR5000B) are a high-performance, 64-  
bit RISC (Reduced Instruction Set Computer) type microprocessors employing the RISC architecture developed by  
MIPSTM Technologies Inc.  
The instructions of the VR5000, VR5000A, and VR5000B are compatible with those of the VR3000TM Series and  
VR4000TM Series and higher, and completely compatible with those of the VR10000TM  
.
Therefore, present  
applications can be used as they are.  
Note Under development  
Detailed functions are described in the following manual. Be sure to read the manual when  
designing your system.  
• VR5000, VR5000A, VR5000B User’s Manual (U11761E)  
FEATURES  
Employs 64-bit MIPS-based RISC architecture  
High-speed processing  
2-way super scalar 5-stage pipeline  
5.5 SPECint95, 5.5 SPECfp95, 278 MIPS (µPD30500)  
6.6 SPECint95, 6.6 SPECfp95, 353 MIPS (µPD30500A)  
8 SPECint95, 8 SPECfp95, 423 MIPS (µPD30500B)  
High-speed translation buffer mechanism (TLB) (48 entries)  
Address space Physical: 36 bits, Virtual: 40 bits  
Floating-point unit (FPU)  
Sum-of-products operation instruction supported  
Primary cache memory (instruction/data: 32 Kbytes each)  
Secondary cache controller  
Maximum operating frequency Internal: 200 MHz (µPD30500), 250 MHz (µPD30500A), 300 MHz (µPD30500B)  
External: 100 MHz  
Selectable external/internal multiple rate from twice to eight times  
Instruction set compatible with VR3000 and VR4000 Series and higher (conforms to MIPS I, II, III, and IV)  
Supply voltage: 3.3 V ±5% (µPD30500)  
Core: 2.5 V ±5%, I/O: 3.3 V ±5% (µPD30500A)  
Core: 1.8 V ±0.1 V, I/O: 3.3 V ±5% (µPD30500B)  
Unless otherwise specified, the VR5000 (µPD30500) is treated as the representative model throughout this  
document.  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability  
and additional information.  
The mark shows major revised points.  
Document No. U12031EJ4V0DS00 (4th edition)  
Date Published May 2000 N CP(K)  
Printed in Japan  
1997,1999  
©
1997  
MIPS Technologies Inc.  
©

与UPD30500BS2-300相关器件

型号 品牌 获取价格 描述 数据表
UPD30500RJ-150 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500RJ-180 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500RJ-200 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500S2-150 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500S2-180 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30500S2-200 NEC

获取价格

VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
UPD30541GD-167-WML ETC

获取价格

Microprocessor
UPD30541GD-167-WML-A RENESAS

获取价格

UPD30541GD-167-WML-A
UPD30541GD-200-WML ETC

获取价格

Microprocessor
UPD30541GD-200-WML-A RENESAS

获取价格

UPD30541GD-200-WML-A