5秒后页面跳转
SY100S811ZH PDF预览

SY100S811ZH

更新时间: 2024-09-16 05:04:27
品牌 Logo 应用领域
麦瑞 - MICREL 逻辑集成电路光电二极管驱动
页数 文件大小 规格书
6页 101K
描述
SINGLE SUPPLY 1:9 PECL/TTL-TO-PECL

SY100S811ZH 数据手册

 浏览型号SY100S811ZH的Datasheet PDF文件第2页浏览型号SY100S811ZH的Datasheet PDF文件第3页浏览型号SY100S811ZH的Datasheet PDF文件第4页浏览型号SY100S811ZH的Datasheet PDF文件第5页浏览型号SY100S811ZH的Datasheet PDF文件第6页 
®  
PrecisionEdge
®
SINGLE SUPPLY 1:9  
PECL/TTL-TO-PECL  
SY100S811  
FEATURES  
PECL version of popular ECLinPS E111  
Low skew  
®
Precision Edge  
Guaranteed skew spec  
DESCRIPTION  
VBB output  
TTL enable input  
The SY100S811 is a low skew 1-to-9 PECL differential  
driver designed for clock distribution in new, high-  
performance PECL systems. It accepts either a PECL  
clock input or a TTL input by using the TTL enable pin TEN.  
When the TTL enable pin is HIGH, the TTL input is enabled  
and the PECL input is disabled. When the enable pin is set  
LOW, the TTL input is disabled and the PECL input is  
enabled.  
The device is specifically designed and produced for low  
skew. The interconnect scheme and metal layout are  
carefully optimized for minimal gate-to-gate skew within  
the device. Wafer characterization and process control  
ensure consistent distribution of propagation delay from lot  
to lot. Since the S811 shares a common set of “basic”  
processing with the other members of the ECLinPS family,  
wafer characterization at the point of device personalization  
allows for tighter control of parameters, including  
propagation delay.  
Selectable TTL or PECL clock input  
Single +5V supply  
Differential internal design  
Similar pin configuration to E111  
PECL I/O fully compatible with industry standard  
Internal 75KPECL input pull-down resistors  
Available in 28-pin PLCC and SOIC packages  
BLOCK DIAGRAM  
Q0  
Q0  
Q1  
Q1  
Q2  
Q2  
Q3  
Q3  
Q4  
Q4  
Q5  
Q5  
Q6  
Q6  
Q7  
Q7  
Q8  
Q8  
To ensure that the skew specification is met, it is  
necessary that both sides of the differential output are  
terminated into 50, even if only one side is being used. ln  
most applications, all nine differential pairs will be used  
and, therefore, terminated. In the case where fewer than  
nine pairs are used, it is necessary to terminate at least the  
output pairs on the same package side (i.e. sharing the  
same VCCO as the pair(s) being used on that side) in order  
to maintain minimum skew.  
The VBB output is intended for use as a reference  
voltage for single-ended reception of PECL signals to that  
device only. When using VBB for this purpose, it is  
recommended that VBB is decoupled to VCC via a 0.01µF  
capacitor.  
E
E
IN  
IN  
0
1
T
IN  
T
EN  
V
BB  
Precision Edge is a registered trademark of Micrel, Inc.  
Rev.: H  
Amendment: /0  
M9999-021407  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: February 2007  

与SY100S811ZH相关器件

型号 品牌 获取价格 描述 数据表
SY100S811ZHTR MICREL

获取价格

SINGLE SUPPLY 1:9 PECL/TTL-TO-PECL
SY100S815 MICREL

获取价格

SINGLE SUPPLY QUAD PECL/TTL-TO-PECL
SY100S815_06 MICREL

获取价格

SINGLE SUPPLY QUAD PECL/TTL-TO-PECL
SY100S815ZC MICREL

获取价格

SINGLE SUPPLY QUAD PECL/TTL-TO-PECL
SY100S815ZCTR MICREL

获取价格

SINGLE SUPPLY QUAD PECL/TTL-TO-PECL
SY100S815ZG MICREL

获取价格

SINGLE SUPPLY QUAD PECL/TTL-TO-PECL
SY100S815ZGTR MICREL

获取价格

SINGLE SUPPLY QUAD PECL/TTL-TO-PECL
SY100S815ZG-TR MICROCHIP

获取价格

100S SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
SY100S815ZH MICROCHIP

获取价格

100S SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
SY100S834 MICREL

获取价格

(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION