5秒后页面跳转
SY100S815ZH PDF预览

SY100S815ZH

更新时间: 2024-11-07 04:52:59
品牌 Logo 应用领域
美国微芯 - MICROCHIP 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
5页 57K
描述
100S SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16

SY100S815ZH 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:0.300 INCH, LEAD FREE, SOIC-16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.8
系列:100S输入调节:DIFFERENTIAL MUX
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:10.34 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:2功能数量:1
反相输出次数:端子数量:16
实输出次数:4最高工作温度:85 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
传播延迟(tpd):0.73 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.05 ns座面最大高度:2.65 mm
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:ECL温度等级:OTHER
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:7.52 mm

SY100S815ZH 数据手册

 浏览型号SY100S815ZH的Datasheet PDF文件第2页浏览型号SY100S815ZH的Datasheet PDF文件第3页浏览型号SY100S815ZH的Datasheet PDF文件第4页浏览型号SY100S815ZH的Datasheet PDF文件第5页 
®  
®
SINGLE SUPPLY QUAD  
PECL/TTL-TO-PECL  
Precision Edge  
SY100S815  
FEATURES  
Quad PECL version of popular ECLinPS E111  
Low skew  
®
Precision Edge  
Guaranteed skew spec  
DESCRIPTION  
TTL enable input  
The SY100S815 is a low skew 1-to-4 PECL differential  
driver designed for clock distribution in new, high-  
performance PECL systems. It accepts either a PECL  
clock input or a TTL input by using the TTL enable pin TEN.  
When the TTL enable pin is HIGH, the TTL input is enabled  
and the PECL input is disabled. When the enable pin is set  
LOW, the TTL input is disabled and the PECL input is  
enabled.  
Selectable TTL or PECL clock input  
Single +5V supply  
Differential internal design  
PECL I/O fully compatible with industry standard  
Internal 75kPECL input pull-down resistors  
Available in 16-pin SOIC package  
The device is specifically designed and produced for low  
skew. The interconnect scheme and metal layout are  
carefully optimized for minimal gate-to-gate skew within  
the device. Wafer characterization and process control  
ensure consistent distribution of propagation delay from lot  
to lot. Since the S815 shares a common set of “basic”  
processing with the other members of the ECLinPS family,  
wafer characterization at the point of device personalization  
allows for tighter control of parameters, including  
propagation delay.  
To ensure that the skew specification is met, it is  
necessary that both sides of the differential output are  
terminated into 50, even if only one side is being used. In  
most applications, all nine differential pairs will be used  
and, therefore, terminated. In the case where fewer than  
nine pairs are used, it is necessary to terminate at least the  
output pairs on the same package side (i.e. sharing the  
same VCCO as the pair(s) being used on that side) in order  
to maintain minimum skew.  
BLOCK DIAGRAM  
Q0  
Q0  
Q1  
Q1  
Q2  
Q2  
Q3  
Q3  
EIN  
0
EIN  
1
TIN  
TEN  
PIN NAMES  
Pin  
Function  
EIN, EIN  
Differential PECL Input Pair  
TTL Input  
TIN  
TEN  
TTL Input Enable  
Q0, Q0 – Q3, Q3  
Differential PECL Outputs  
PECL VCC (+5.0V)  
PECL Ground (0V)  
VCC  
VEE  
Precision Edge is a registered trademark of Micrel, Inc.  
Rev.: G  
Amendment: /0  
M9999-032406  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: March 2006  

与SY100S815ZH相关器件

型号 品牌 获取价格 描述 数据表
SY100S834 MICREL

获取价格

(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION
SY100S834/L ETC

获取价格

(÷1. ÷2. ÷4) or (÷2. ÷4. ÷8) PECL Clock Gener
SY100S834_06 MICREL

获取价格

(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION
SY100S834_09 MICREL

获取价格

(÷1, ÷2, ÷4) OR (÷2, ÷4, ÷8) CLOCK GENERATION
SY100S834_11 MICREL

获取价格

(÷1, ÷2, ÷4) or (÷2, ÷4, ÷8) Clock Gene
SY100S834L MICREL

获取价格

(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION
SY100S834L MICROCHIP

获取价格

The SY100S834/L is low skew (÷1, ÷2, ÷4) or (
SY100S834LZC MICREL

获取价格

(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION
SY100S834LZCTR MICREL

获取价格

(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION
SY100S834LZG MICREL

获取价格

(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION