SY100S838L

更新时间： 2024-11-09 05:04:27

品牌	Logo	应用领域
麦瑞 - MICREL		时钟
页数	文件大小	规格书
5页	483K
描述
(±1, ±2/3) OR (±2, ±4/6) CLOCK GENERATION CHIP

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SY100S838L 数据手册

Precision Edge^®

Precision^SE^Yd¹g⁰⁰e^S838

SY100S838

SY100S838L

Micrel, Inc.

(÷1, ÷2/3) OR (÷2, ÷4/6)

CLOCK GENERATION CHIP

SY100S838L

FEATURES

■ 3.3V and 5V power supply options

■ 50ps output-to-output skew

Precision Edge

■ Synchronous enable/disable

DESCRIPTION

■ Master Reset for synchronization

■ Internal 75KΩ input pull-down resistors

■ Available in 20-pin SOIC package

The SY100S838/L is a low skew (÷1, ÷2/3) or (÷2, ÷4/

6) clock generation chip designed explicitly for low skew

clock generation applications. The internal dividers are

synchronous to each other, therefore, the common output

edges are all precisely aligned. The devices can be driven

by either a differential or single-ended ECL or, if positive

power supplies are used, PECL input signal. In addition,

by using the VBB output, a sinusoidal source can be AC-

coupled into the device. If a single-ended input is to be

used, the VBB output should be connected to the CLK

input and bypassed to ground via a 0.01µF capacitor.

The VBB output is designed to act as the switching

reference for the input of the SY100S838/L under single-

ended input conditions. As a result, this pin can only

source/sink up to 0.5mA of current.

TRUTH TABLE

CLK

Function

Divide

Hold Q0–3

Reset Q0–3

NOTES:

Z = LOW-to-HIGH transition

ZZ = HIGH-to-LOW transition

The Function Select (FSEL) input is used to determine

what clock generation chip function is. When FSEL input

is LOW, SY100S838/L functions as a divide by 2 and by

4/6 clock generation chip. However, if FSEL input is HIGH,

it functions as a divide by 1 and by 2/3 clock chip.

The common enable (EN) is synchronous so that the

internal dividers will only be enabled/disabled when the

internal clock is already in the LOW state. This avoids

any chance of generating a runt clock pulse on the

internal clock when the device is enabled/disabled as

can happen with an asynchronous control. An internal

runt pulse could lead to losing synchronization between

the internal divider stages. The internal enable flip-flop is

clocked on the falling edge of the input clock, therefore,

all associated specification limits are referenced to the

negative edge of the clock input.

FSEL

DIVSEL

Q0, Q1 OUTPUTS

Divide by 2

Q2, Q3 OUTPUTS

Divide by 4

Divide by 2

Divide by 6

Divide by 1

Divide by 2

Divide by 1

Divide by 3

PIN NAMES

CLK

Function

Differential Clock Inputs

Function Select Input

Synchronous Enable

Master Reset

Upon start-up, the internal flip-flops will attain a random

state; the master reset (MR) input allows for the

synchronization of the internal dividers, as well as for

multiple SY100S838/Ls in a system.

FSEL

VBB

Reference Output

Q0, Q1

Q2, Q3

DIVSEL

Differential ÷1 or ÷2 Outputs

Differential ÷2/3 or ÷4/6 Outputs

Frequency Select Input

Precision Edge is a registered trademark of Micrel, Inc.

Rev.: G

Amendment: /0

M9999-113006

hbwhelp@micrel.com or (408) 955-1690

Issue Date: November2006

12 3 4 5

中文翻译

下载PDF

与SY100S838L相关器件

型号	品牌	获取价格	描述	数据表
SY100S838LZC	MICREL	获取价格	(±1, ±2/3) OR (±2, ±4/6) CLOCK GENERATION CHI
SY100S838LZC	MICROCHIP	获取价格	Low Skew Clock Driver, 100S Series, 4 True Output(s), 0 Inverted Output(s), ECL, PDSO20
SY100S838LZCTR	MICREL	获取价格	(±1, ±2/3) OR (±2, ±4/6) CLOCK GENERATION CHI
SY100S838LZG	MICREL	获取价格	(±1, ±2/3) OR (±2, ±4/6) CLOCK GENERATION CHI
SY100S838LZG	MICROCHIP	获取价格	100S SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
SY100S838LZGTR	MICREL	获取价格	(±1, ±2/3) OR (±2, ±4/6) CLOCK GENERATION CHI
SY100S838LZG-TR	MICROCHIP	获取价格	100S SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
SY100S838LZI	MICREL	获取价格	(±1, ±2/3) OR (±2, ±4/6) CLOCK GENERATION CHI
SY100S838LZI	MICROCHIP	获取价格	Low Skew Clock Driver, 100S Series, 4 True Output(s), 0 Inverted Output(s), ECL, PDSO20, 0
SY100S838LZITR	MICREL	获取价格	(±1, ±2/3) OR (±2, ±4/6) CLOCK GENERATION CHI

与SY100S838L相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

SY100S838L

SY100S838L 数据手册

与SY100S838L相关器件

与SY100S838L相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SY100S838L

SY100S838L 数据手册

与SY100S838L相关器件

与SY100S838L相关文章

您还可以找

您在本页遇到什么问题？