SY100S834ZCTR

更新时间： 2024-11-08 22:07:39

品牌	Logo	应用领域
麦瑞 - MICREL		时钟驱动器逻辑集成电路光电二极管输出元件输入元件
页数	文件大小	规格书
4页	71K
描述
(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION CHIP

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

SY100S834ZCTR 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
包装说明：	0.150 INCH, SOIC-16	Reach Compliance Code：	not_compliant
HTS代码：	8542.39.00.01	风险等级：	5.71
Is Samacsys：	N	其他特性：	CAN BE OPERATED FROM +VE SUPPLY ALSO; CONFIGURABLE OUTPUT FREQUENCIES WITH FSEL INPUT
系列：	100S	输入调节：	DIFFERENTIAL
JESD-30 代码：	R-PDSO-G16	JESD-609代码：	e0
逻辑集成电路类型：	LOW SKEW CLOCK DRIVER	功能数量：	1
反相输出次数：		端子数量：	16
实输出次数：	3	最高工作温度：	85 °C
最低工作温度：		输出特性：	OPEN-EMITTER
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装等效代码：	SOP16,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE	电源：	5 V
最大电源电流（ICC）：	54 mA	认证状态：	Not Qualified
Same Edge Skew-Max（tskwd）：	0.05 ns	子类别：	Clock Drivers
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	ECL	温度等级：	OTHER
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
Base Number Matches：	1

SY100S834ZCTR 数据手册

ClockWorks™

SY100S834

SY100S834L

(÷1, ÷2, ÷4) OR (÷2, ÷4, ÷8)

CLOCK GENERATION CHIP

FEATURES

DESCRIPTION

■ 3.3V and 5V power supply options

■ 50ps output-to-output skew

The SY100S834/L is low skew (÷1, ÷2, ÷4) or (÷2,

÷4, ÷8) clock generation chip designed explicitly for low

skew clock generation applications. The internal dividers

are synchronous to each other, therefore, the common

output edges are all precisely aligned. The devices can

be driven by either a differential or single-ended ECL or,

if positive power supplies are used, PECL input signal.

In addition, by using the VBB output, a sinusoidal source

can be AC-coupled into the device. If a single-ended

input is to be used, the VBB output should be connected

to the CLK input and bypassed to ground via a 0.01µF

capacitor. The VBB output is designed to act as the

switching reference for the input of the SY100S834/L

under single-ended input conditions. As a result, this pin

can only source/sink up to 0.5mA of current.

The Function Select (FSEL) input is used to determine

what clock generation chip function is. When FSEL input

is LOW, SY100S834/L functions as a divide by 2, by 4

and by 8 clock generation chip. However, if FSEL input

is HIGH, it functions as a divide by 1, by 2 and by 4

clock generation chip. This latter feature will increase

the clock frequency by two folds.

■ Synchronous enable/disable

■ Master Reset for synchronization

■ Internal 75KΩ input pull-down resistors

■ Available in 16-pin SOIC package

PIN CONFIGURATION/BLOCK DIAGRAM

÷1 or ÷2

SEL

CLK

The common enable (EN) is synchronous so that the

internal dividers will only be enabled/disabled when the

internal clock is already in the LOW state. This avoids

any chance of generating a runt clock pulse on the

internal clock when the device is enabled/disabled as

can happen with an asynchronous control. An internal

runt pulse could lead to losing synchronization between

the internal divider stages. The internal enable flip-flop is

clocked on the falling edge of the input clock, therefore,

all associated specification limits are referenced to the

negative edge of the clock input.

÷2 or ÷4

CLK

VCC

VBB

10 MR

÷4 or ÷8

VEE

SOIC

TOP VIEW

Upon start-up, the internal flip-flops will attain a random

state; the master reset (MR) input allows for the

synchronization of the internal dividers, as well as for

multiple SY100S834/Ls in a system.

PIN NAMES

TRUTH TABLE

CLK

FSEL

Function

CLK

Function

Divide

Differential Clock Inputs

Function Select

Hold Q0–2

Synchronous Enable

Master Reset

Reset Q0–2

VBB

NOTES:

Reference Output

Z = LOW-to-HIGH transition

ZZ = HIGH-to-LOW transition

Differential ÷1 or ÷2 Outputs

Differential ÷2 or ÷4 Outputs

Differential ÷4 or ÷8 Outputs

FSEL

Q0 Outputs

Divide by 2

Divide by 1

Q1 Outputs

Divide by 4

Divide by 2

Q2 Outputs

Divide by 8

Divide by 4

Rev.: F

Amendment:/0

IssueDate: September,1999

12 3 4

中文翻译

下载PDF

SY100S834ZCTR 替代型号

型号	品牌	替代类型	描述	数据表
SY100S834LZCTR	MICREL	完全替代	(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION
SY100S834LZG	MICROCHIP	类似代替	100S SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
SY100S834ZG	MICROCHIP	类似代替	100S SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16

与SY100S834ZCTR相关器件

型号	品牌	获取价格	描述	数据表
SY100S834ZG	MICREL	获取价格	(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION
SY100S834ZG	MICROCHIP	获取价格	100S SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
SY100S834ZGTR	MICREL	获取价格	(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION
SY100S834ZI	MICREL	获取价格	(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION
SY100S834ZITR	MICREL	获取价格	(±1, ±2, ±4) OR (±2, ±4, ±8) CLOCK GENERATION
SY100S838	MICREL	获取价格	(±1, ±2/3) OR (±2, ±4/6) CLOCK GENERATION CHI
SY100S838/L	ETC	获取价格	(÷1. ÷2/3) or (÷2. ÷4/6) PECL Clock Generatio
SY100S838_06	MICREL	获取价格	(±1, ±2/3) OR (±2, ±4/6) CLOCK GENERATION CHI
SY100S838L	MICREL	获取价格	(±1, ±2/3) OR (±2, ±4/6) CLOCK GENERATION CHI
SY100S838LZC	MICREL	获取价格	(±1, ±2/3) OR (±2, ±4/6) CLOCK GENERATION CHI

与SY100S834ZCTR相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

SY100S834ZCTR

SY100S834ZCTR 技术参数

SY100S834ZCTR 数据手册

SY100S834ZCTR 替代型号

与SY100S834ZCTR相关器件

与SY100S834ZCTR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SY100S834ZCTR

SY100S834ZCTR 技术参数

SY100S834ZCTR 数据手册

SY100S834ZCTR 替代型号

与SY100S834ZCTR相关器件

与SY100S834ZCTR相关文章

您还可以找

您在本页遇到什么问题？