Datasheet > SNJ54LVT574W

SNJ54LVT574W

更新时间： 2024-11-22 23:03:19

品牌	Logo	应用领域
德州仪器 - TI		触发器输出元件
页数	文件大小	规格书
15页	468K
描述
3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SNJ54LVT574W 数据手册

SN54LVT574, SN74LVT574

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCBS139D – MAY 1992 – REVISED JULY 1995

SN54LVT574 . . . J OR W PACKAGE

SN74LVT574 . . . DB, DW, OR PW PACKAGE

(TOP VIEW)

State-of-the-Art Advanced BiCMOS

Technology (ABT) Design for 3.3-V

Operation and Low Static Power

Dissipation

Support Mixed-Mode Signal Operation (5-V

Input and Output Voltages With 3.3-V V

)

Support Unregulated Battery Operation

Down to 2.7 V

Typical V

< 0.8 V at V

(Output Ground Bounce)

OLP

= 3.3 V, T = 25°C

13 7Q

12 8Q

ESD Protection Exceeds 2000 V Per

MIL-STD-883C, Method 3015; Exceeds

200 V Using Machine Model

(C = 200 pF, R = 0)

GND

CLK

SN54LVT574 . . . FK PACKAGE

(TOP VIEW)

Latch-Up Performance Exceeds 500 mA

Per JEDEC Standard JESD-17

Bus-Hold Data Inputs Eliminate the Need

for External Pullup Resistors

Support Live Insertion

20 19

Package Options Include Plastic

Small-Outline (DW), Shrink Small-Outline

(DB), and Thin Shrink Small-Outline (PW)

Packages, Ceramic Chip Carriers (FK),

Ceramic Flat (W) Packages, and Ceramic

(J) DIPs

9 10 11 12 13

description

These octal flip-flops are designed specifically for low-voltage (3.3-V) V

provide a TTL interface to a 5-V system environment.

operation, but with the capability to

The eight flip-flops of the ′LVT574 are edge-triggered D-type flip-flops. On the positive transition of the clock

(CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high

or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive

the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus

lines without need for interface or pullup components. OE does not affect the internal operations of the flip-flops.

Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT574 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count

and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT574 is characterized for operation over the full military temperature range of –55°C to 125°C. The

SN74LVT574 is characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...15

中文翻译

下载PDF

与SNJ54LVT574W相关器件

型号	品牌	获取价格	描述	数据表
SNJ54LVT639FK	TI	获取价格	LVT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CQCC20
SNJ54LVT639J	TI	获取价格	LVT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CDIP20
SNJ54LVT646FK	TI	获取价格	3.3V ABT Octal Bus Transceivers and Registers with 3-State Outputs 28-LCCC -55 to 125
SNJ54LVT760FK	TI	获取价格	LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CQCC28
SNJ54LVT760J	TI	获取价格	LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDIP20
SNJ54LVT8986HV	TI	获取价格	3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRAN
SNJ54LVTH125FK	TI	获取价格	3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SNJ54LVTH125J	TI	获取价格	3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SNJ54LVTH125W	TI	获取价格	3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SNJ54LVTH126FK	TI	获取价格	3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

与SNJ54LVT574W相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

36
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

28
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

56
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

53

产品中心

服务支持

精选活动

关于我们

帮助中心

SNJ54LVT574W

SNJ54LVT574W 数据手册

与SNJ54LVT574W相关器件

与SNJ54LVT574W相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SNJ54LVT574W

SNJ54LVT574W 数据手册

与SNJ54LVT574W相关器件

与SNJ54LVT574W相关文章

您还可以找

您在本页遇到什么问题？