5秒后页面跳转
SNJ54LVTH16952WD PDF预览

SNJ54LVTH16952WD

更新时间: 2024-11-03 23:03:19
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
13页 209K
描述
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SNJ54LVTH16952WD 技术参数

是否Rohs认证: 不符合生命周期:Lifetime Buy
零件包装代码:DFP包装说明:DFP, FL56,.4,25
针数:56Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.69
其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; WITH CLOCK ENABLE控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:LVT
JESD-30 代码:R-GDFP-F56长度:18.415 mm
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.048 A
位数:8功能数量:2
端口数量:2端子数量:56
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装等效代码:FL56,.4,25封装形状:RECTANGULAR
封装形式:FLATPACK包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
Prop。Delay @ Nom-Sup:6 ns传播延迟(tpd):7.4 ns
认证状态:Not Qualified筛选级别:MIL-PRF-38535
座面最大高度:3.05 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:MILITARY
端子形式:FLAT端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A触发器类型:POSITIVE EDGE
宽度:9.655 mmBase Number Matches:1

SNJ54LVTH16952WD 数据手册

 浏览型号SNJ54LVTH16952WD的Datasheet PDF文件第2页浏览型号SNJ54LVTH16952WD的Datasheet PDF文件第3页浏览型号SNJ54LVTH16952WD的Datasheet PDF文件第4页浏览型号SNJ54LVTH16952WD的Datasheet PDF文件第5页浏览型号SNJ54LVTH16952WD的Datasheet PDF文件第6页浏览型号SNJ54LVTH16952WD的Datasheet PDF文件第7页 
SN54LVTH16952, SN74LVTH16952  
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCBS697G – JULY 1997 – REVISED APRIL 2000  
SN54LVTH16952 . . . WD PACKAGE  
SN74LVTH16952 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low Static-Power  
Dissipation  
1OEAB  
1CLKAB  
1CLKENAB  
GND  
1OEBA  
1CLKBA  
1CLKENBA  
GND  
1
2
3
4
5
6
7
8
9
56  
55  
54  
53  
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 3.3-V V  
)
1A1  
1A2  
52 1B1  
51 1B2  
CC  
Support Unregulated Battery Operation  
Down to 2.7 V  
V
50  
V
CC  
CC  
1A3  
1A4  
49 1B3  
48 1B4  
47 1B5  
46 GND  
45 1B6  
44 1B7  
43 1B8  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A
1A5 10  
GND 11  
1A6 12  
1A7 13  
1A8 14  
I
and Power-Up 3-State Support Hot  
off  
Insertion  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
2B1  
2B2  
2B3  
GND  
2B4  
2B5  
2B6  
Distributed V  
High-Speed Switching Noise  
and GND Pins Minimize  
CC  
Flow-Through Architecture Optimizes PCB  
Layout  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
V
V
CC  
CC  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
2A7  
2A8  
GND  
2B7  
2B8  
GND  
2CLKENBA  
2CLKBA  
2OEBA  
Package Options Include Plastic Shrink  
Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
2CLKENAB  
2CLKAB  
2OEAB  
description  
The ’LVTH16952 devices are 16-bit registered transceivers designed for low-voltage (3.3-V) V operation, but  
CC  
with the capability to provide a TTL interface to a 5-V system environment.  
These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored  
intheregistersonthelow-to-hightransitionoftheclock(CLKABorCLKBA)input, providedthattheclock-enable  
(CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data  
on either port.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
When V is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V  
through a pullup resistor;  
CC  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
Copyright 2000, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SNJ54LVTH16952WD相关器件

型号 品牌 获取价格 描述 数据表
SNJ54LVTH18245WD TI

获取价格

LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, CDFP56
SNJ54LVTH182640WD TI

获取价格

LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, CDFP56
SNJ54LVTH18502AHV TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SNJ54LVTH18514HKC TI

获取价格

LVT SERIES, 20-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CDFP64, CERAMIC, DFP-64
SNJ54LVTH18640WD TI

获取价格

LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, CDFP56
SNJ54LVTH2245FK TI

获取价格

3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVTH2245J TI

获取价格

3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVTH2245W TI

获取价格

3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVTH240FK TI

获取价格

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SNJ54LVTH240J TI

获取价格

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS