5秒后页面跳转
SNJ54LVTH16244AWD PDF预览

SNJ54LVTH16244AWD

更新时间: 2024-11-03 22:15:43
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
19页 490K
描述
3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SNJ54LVTH16244AWD 技术参数

生命周期:Active零件包装代码:DFP
包装说明:DFP, FL48,.4,25针数:48
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:26 weeks
风险等级:5.31控制类型:ENABLE LOW
计数方向:UNIDIRECTIONAL系列:LVT
JESD-30 代码:R-GDFP-F48长度:15.875 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.048 A位数:4
功能数量:4端口数量:2
端子数量:48最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DFP封装等效代码:FL48,.4,25
封装形状:RECTANGULAR封装形式:FLATPACK
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V最大电源电流(ICC):5 mA
Prop。Delay @ Nom-Sup:4.4 ns传播延迟(tpd):4.6 ns
认证状态:Not Qualified筛选级别:MIL-PRF-38535
座面最大高度:3.05 mm子类别:Bus Driver/Transceiver
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:MILITARY
端子形式:FLAT端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:9.655 mmBase Number Matches:1

SNJ54LVTH16244AWD 数据手册

 浏览型号SNJ54LVTH16244AWD的Datasheet PDF文件第2页浏览型号SNJ54LVTH16244AWD的Datasheet PDF文件第3页浏览型号SNJ54LVTH16244AWD的Datasheet PDF文件第4页浏览型号SNJ54LVTH16244AWD的Datasheet PDF文件第5页浏览型号SNJ54LVTH16244AWD的Datasheet PDF文件第6页浏览型号SNJ54LVTH16244AWD的Datasheet PDF文件第7页 
SN54LVTH16244A, SN74LVTH16244A  
3.3-V ABT 16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCBS142QMAY 1992REVISED OCTOBER 2005  
FEATURES  
SN54LVTH16244A . . . WD PACKAGE  
SN74LVTH16244A . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus ™ Family  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low Static-Power  
Dissipation  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
1OE  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
2OE  
1A1  
1A2  
GND  
1A3  
1A4  
2
3
4
Support Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With  
5
6
3.3-V VCC  
)
7
V
CC  
V
CC  
Support Unregulated Battery Operation  
Down to 2.7 V  
8
2Y1  
2Y2  
GND  
2Y3  
2Y4  
3Y1  
3Y2  
GND  
3Y3  
3Y4  
2A1  
2A2  
GND  
2A3  
2A4  
3A1  
3A2  
GND  
3A3  
3A4  
9
Typical VOLP (Output Ground Bounce)  
<0.8 V at VCC = 3.3 V, TA = 25°C  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
Ioff and Power-Up 3-State Support Hot  
Insertion  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
Latch-Up Performance Exceeds 500 mA  
Per JESD 17  
V
CC  
V
CC  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
4Y1  
4Y2  
GND  
4Y3  
4Y4  
4OE  
4A1  
4A2  
GND  
4A3  
4A4  
3OE  
DESCRIPTION/ORDERING INFORMATION  
The 'LVTH16244A devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) VCC operation, but  
with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four  
4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical  
active-low output-enable (OE) inputs.  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors  
with the bus-hold circuitry is not recommended.  
When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry  
disables the outputs, preventing damaging current backflow through the devices when they are powered down.  
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1992–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

SNJ54LVTH16244AWD 替代型号

型号 品牌 替代类型 描述 数据表
5962-9668501VXA TI

完全替代

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与SNJ54LVTH16244AWD相关器件

型号 品牌 获取价格 描述 数据表
SNJ54LVTH16245AWD TI

获取价格

3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVTH16373WD TI

获取价格

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SNJ54LVTH16374WD TI

获取价格

3.3V ABT 16 BIT EDGE - TRIGGERED D TYPE FLIP FLOPS WITH 3 STATE OUTPUTS
SNJ54LVTH16500WD TI

获取价格

3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVTH16501WD TI

获取价格

3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVTH16646WD TI

获取价格

3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SNJ54LVTH16952WD TI

获取价格

3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVTH18245WD TI

获取价格

LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, CDFP56
SNJ54LVTH182640WD TI

获取价格

LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, CDFP56
SNJ54LVTH18502AHV TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS