5秒后页面跳转
捷配首页

Datasheet > SNJ54LVTH16374WD
SNJ54LVTH16374WD PDF预览

SNJ54LVTH16374WD

更新时间： 2024-01-13 10:41:06
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
17页 470K
描述
3.3V ABT 16 BIT EDGE - TRIGGERED D TYPE FLIP FLOPS WITH 3 STATE OUTPUTS

阅读下载

中文翻译

获取价格

SNJ54LVTH16374WD 技术参数

是否Rohs认证： 不符合生命周期：Lifetime Buy
零件包装代码：DFP包装说明：DFP, FL48,.4,25
针数：48Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.56
系列：LVTJESD-30 代码：R-GDFP-F48
长度：15.875 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大频率@ Nom-Sup：160000000 Hz
最大I（ol）：0.048 A位数：8
功能数量：2端口数量：2
端子数量：48最高工作温度：125 °C
最低工作温度：-55 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DFP封装等效代码：FL48,.4,25
封装形状：RECTANGULAR封装形式：FLATPACK
包装方法：TUBE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 V最大电源电流（ICC）：5 mA
Prop。Delay @ Nom-Sup：5.6 ns传播延迟（tpd）：6.2 ns
认证状态：Not Qualified筛选级别：MIL-PRF-38535
座面最大高度：3.05 mm子类别：FF/Latches
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：2.7 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：BICMOS温度等级：MILITARY
端子形式：FLAT端子节距：0.635 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：9.655 mm
Base Number Matches：1

SNJ54LVTH16374WD 数据手册

 浏览型号SNJ54LVTH16374WD的Datasheet PDF文件第2页浏览型号SNJ54LVTH16374WD的Datasheet PDF文件第3页浏览型号SNJ54LVTH16374WD的Datasheet PDF文件第4页浏览型号SNJ54LVTH16374WD的Datasheet PDF文件第5页浏览型号SNJ54LVTH16374WD的Datasheet PDF文件第6页浏览型号SNJ54LVTH16374WD的Datasheet PDF文件第7页 
SN54LVTH16374, SN74LVTH16374  
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCBS145P–MAY 1992–REVISED OCTOBER 2005  
FEATURES  
SN54LVTH16374 . . . WD PACKAGE  
•
Members of the Texas Instruments Widebus™  
Family  
SN74LVTH16374 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
•
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V Operation  
and Low Static-Power Dissipation  
1
1OE  
1Q1  
1Q2  
GND  
1Q3  
1Q4  
1CLK  
1D1  
48  
47  
2
3
46 1D2  
•
•
•
•
•
•
•
•
•
Support Mixed-Mode Signal Operation (5-V  
4
GND  
1D3  
1D4  
45  
44  
43  
42  
Input and Output Voltages With 3.3-V VCC  
)
5
Support Unregulated Battery Operation Down  
to 2.7 V  
6
7
V
CC  
V
CC  
Typical VOLP (Output Ground Bounce) <0.8 V  
at VCC = 3.3 V, TA = 25°C  
8
1Q5  
1Q6  
GND  
1Q7  
1Q8  
2Q1  
2Q2  
GND  
2Q3  
2Q4  
41 1D5  
40 1D6  
39 GND  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
Ioff and Power-Up 3-State Support Hot  
Insertion  
1D7  
1D8  
2D1  
38  
37  
36  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
35 2D2  
34 GND  
33 2D3  
32 2D4  
Distributed VCC and GND Pins Minimize  
High-Speed Switching Noise  
Flow-Through Architecture Optimizes PCB  
Layout  
V
CC  
V
CC  
31  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
2Q5  
2Q6  
GND  
2Q7  
2Q8  
2OE  
30 2D5  
29 2D6  
28 GND  
27 2D7  
26 2D8  
25 2CLK  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
DESCRIPTION/ORDERING INFORMATION  
The 'LVTH16374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage  
(3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. These  
devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working  
registers.  
These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock  
(CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or  
low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the  
bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines  
without need for interface or pullup components.  
OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while  
the outputs are in the high-impedance state.  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors  
with the bus-hold circuitry is not recommended.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1992–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
On products compliant to MIL-PRF-38535, all parameters are  
Instruments standard warranty. Production processing does not  
tested unless otherwise noted. On all other products, production  
necessarily include testing of all parameters.  
processing does not necessarily include testing of all parameters.  
1234567...17

中文翻译

下载PDF

与SNJ54LVTH16374WD相关器件

型号 品牌 获取价格 描述 数据表
SNJ54LVTH16500WD TI

获取价格

 		3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVTH16501WD TI

获取价格

 		3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVTH16646WD TI

获取价格

 		3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SNJ54LVTH16952WD TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVTH18245WD TI

获取价格

 		LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, CDFP56
SNJ54LVTH182640WD TI

获取价格

 		LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, CDFP56
SNJ54LVTH18502AHV TI

获取价格

 		3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SNJ54LVTH18514HKC TI

获取价格

 		LVT SERIES, 20-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CDFP64, CERAMIC, DFP-64
SNJ54LVTH18640WD TI

获取价格

 		LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, CDFP56
SNJ54LVTH2245FK TI

获取价格

 		3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

与SNJ54LVTH16374WD相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证